Searched refs:CLK_TOP_APLL2_DIV5 (Results 1 – 2 of 2) sorted by relevance

/linux/include/dt-bindings/clock/
A D	mt8173-clk.h	142 #define CLK_TOP_APLL2_DIV5 132 macro
/linux/drivers/clk/mediatek/
A D	clk-mt8173.c	607 DIV_GATE(CLK_TOP_APLL2_DIV5, "apll2_div5", "apll2_div4", 0x12c, 21, 0x12c, 4, 4),

Completed in 6 milliseconds

Last Index update Sat Jun 03 09:59:21 CST 2023