Home
last modified time | relevance | path

Searched refs:CLK_TOP_APLL2_SEL (Results 1 – 4 of 4) sorted by relevance

/linux/include/dt-bindings/clock/
A Dmt7622-clk.h100 #define CLK_TOP_APLL2_SEL 88 macro
A Dmt2712-clk.h171 #define CLK_TOP_APLL2_SEL 140 macro
/linux/drivers/clk/mediatek/
A Dclk-mt7622.c595 MUX(CLK_TOP_APLL2_SEL, "apll2_ck_sel", apll1_ck_parents,
A Dclk-mt2712.c830 MUX_GATE(CLK_TOP_APLL2_SEL, "apll2_sel",

Completed in 9 milliseconds