Home
last modified time | relevance | path

Searched refs:CLK_TOP_AUDIO_SEL (Results 1 – 17 of 17) sorted by relevance

/linux/include/dt-bindings/clock/
A Dmt8135-clk.h91 #define CLK_TOP_AUDIO_SEL 80 macro
A Dmt7629-clk.h99 #define CLK_TOP_AUDIO_SEL 89 macro
A Dmt7622-clk.h90 #define CLK_TOP_AUDIO_SEL 78 macro
A Dmt6765-clk.h146 #define CLK_TOP_AUDIO_SEL 111 macro
A Dmt8173-clk.h110 #define CLK_TOP_AUDIO_SEL 100 macro
A Dmt2712-clk.h147 #define CLK_TOP_AUDIO_SEL 116 macro
A Dmt2701-clk.h100 #define CLK_TOP_AUDIO_SEL 89 macro
A Dmt8192-clk.h39 #define CLK_TOP_AUDIO_SEL 27 macro
/linux/drivers/clk/mediatek/
A Dclk-mt8135.c377 MUX_GATE(CLK_TOP_AUDIO_SEL, "audio_sel", audio_parents, 0x0158, 24, 2, 31),
A Dclk-mt7629.c523 MUX_GATE(CLK_TOP_AUDIO_SEL, "audio_sel", audio_parents,
A Dclk-mt7622.c569 MUX_GATE(CLK_TOP_AUDIO_SEL, "audio_sel", audio_parents,
A Dclk-mt2701.c519 MUX_GATE(CLK_TOP_AUDIO_SEL, "audio_sel", msdc30_parents,
A Dclk-mt8173.c564 MUX_GATE(CLK_TOP_AUDIO_SEL, "audio_sel", audio_parents, 0x0080, 16, 2, 23),
A Dclk-mt8192.c771 MUX_GATE_CLR_SET_UPD(CLK_TOP_AUDIO_SEL, "audio_sel",
A Dclk-mt2712.c776 MUX_GATE(CLK_TOP_AUDIO_SEL, "audio_sel",
A Dclk-mt6765.c415 MUX_GATE_CLR_SET_UPD(CLK_TOP_AUDIO_SEL, "audio_sel", audio_parents,
/linux/arch/arm64/boot/dts/mediatek/
A Dmt8173.dtsi854 <&topckgen CLK_TOP_AUDIO_SEL>,

Completed in 35 milliseconds