Searched refs:CLK_TOP_AUD_ENGEN2_SEL (Results 1 – 5 of 5) sorted by relevance

/linux/include/dt-bindings/clock/
A D	mt8516-clk.h	179 #define CLK_TOP_AUD_ENGEN2_SEL 147 macro
A D	mt8192-clk.h	56 #define CLK_TOP_AUD_ENGEN2_SEL 44 macro
/linux/drivers/clk/mediatek/
A D	clk-mt8516.c	399 MUX(CLK_TOP_AUD_ENGEN2_SEL, "aud_engen2_sel", aud_engen2_parents,
A D	clk-mt8167.c	589 MUX(CLK_TOP_AUD_ENGEN2_SEL, "aud_engen2_sel", aud_engen2_parents,
A D	clk-mt8192.c	810 MUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_ENGEN2_SEL, "aud_engen2_sel",

Completed in 13 milliseconds

Last Index update Sat Jun 03 09:59:21 CST 2023