Searched refs:CLK_TOP_AUD_INTBUS_SEL (Results 1 – 19 of 19) sorted by relevance
| /linux/include/dt-bindings/clock/ |
| A D | mt8135-clk.h | 78 #define CLK_TOP_AUD_INTBUS_SEL 67 macro
|
| A D | mt7629-clk.h | 100 #define CLK_TOP_AUD_INTBUS_SEL 90 macro
|
| A D | mt8516-clk.h | 168 #define CLK_TOP_AUD_INTBUS_SEL 136 macro
|
| A D | mt7622-clk.h | 85 #define CLK_TOP_AUD_INTBUS_SEL 73 macro
|
| A D | mt6765-clk.h | 147 #define CLK_TOP_AUD_INTBUS_SEL 112 macro
|
| A D | mt8173-clk.h | 111 #define CLK_TOP_AUD_INTBUS_SEL 101 macro
|
| A D | mt2712-clk.h | 148 #define CLK_TOP_AUD_INTBUS_SEL 117 macro
|
| A D | mt8192-clk.h | 40 #define CLK_TOP_AUD_INTBUS_SEL 28 macro
|
| /linux/Documentation/devicetree/bindings/sound/ |
| A D | mt8195-afe-pcm.yaml | 151 <&topckgen 33>, //CLK_TOP_AUD_INTBUS_SEL
|
| /linux/drivers/clk/mediatek/ |
| A D | clk-mt8135.c | 359 MUX_GATE(CLK_TOP_AUD_INTBUS_SEL, "aud_intbus_sel", aud_intbus_parents,
|
| A D | clk-mt7629.c | 525 MUX_GATE(CLK_TOP_AUD_INTBUS_SEL, "aud_intbus_sel", aud_intbus_parents,
|
| A D | clk-mt7622.c | 557 MUX_GATE(CLK_TOP_AUD_INTBUS_SEL, "aud_intbus_sel", aud_intbus_parents,
|
| A D | clk-mt8516.c | 377 MUX(CLK_TOP_AUD_INTBUS_SEL, "aud_intbus_sel", aud_intbus_parents,
|
| A D | clk-mt8167.c | 549 MUX(CLK_TOP_AUD_INTBUS_SEL, "aud_intbus_sel", aud_intbus_parents,
|
| A D | clk-mt8173.c | 565 MUX_GATE(CLK_TOP_AUD_INTBUS_SEL, "aud_intbus_sel", aud_intbus_parents, 0x0080, 24, 3, 31),
|
| A D | clk-mt8192.c | 774 MUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_INTBUS_SEL, "aud_intbus_sel",
|
| A D | clk-mt2712.c | 778 MUX_GATE(CLK_TOP_AUD_INTBUS_SEL, "aud_intbus_sel",
|
| A D | clk-mt6765.c | 419 MUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_INTBUS_SEL, "aud_intbus_sel",
|
| /linux/arch/arm64/boot/dts/mediatek/ |
| A D | mt8173.dtsi | 855 <&topckgen CLK_TOP_AUD_INTBUS_SEL>,
|
Completed in 34 milliseconds