Home
last modified time | relevance | path

Searched refs:CLK_TOP_MFG_SEL (Results 1 – 13 of 13) sorted by relevance

/linux/include/dt-bindings/clock/
A Dmt8135-clk.h75 #define CLK_TOP_MFG_SEL 64 macro
A Dmt6765-clk.h135 #define CLK_TOP_MFG_SEL 100 macro
A Dmt8173-clk.h99 #define CLK_TOP_MFG_SEL 89 macro
A Dmt2712-clk.h136 #define CLK_TOP_MFG_SEL 105 macro
A Dmt2701-clk.h92 #define CLK_TOP_MFG_SEL 81 macro
/linux/drivers/clk/mediatek/
A Dclk-mt8135.c355 MUX_GATE(CLK_TOP_MFG_SEL, "mfg_sel", mfg_parents, 0x0140, 16, 4, 23),
A Dclk-mt2701.c501 MUX_GATE(CLK_TOP_MFG_SEL, "mfg_sel", mfg_parents,
A Dclk-mt8173.c550 MUX_GATE(CLK_TOP_MFG_SEL, "mfg_sel", mfg_parents, 0x0050, 24, 4, 31),
A Dclk-mt2712.c751 MUX_GATE(CLK_TOP_MFG_SEL, "mfg_sel",
A Dclk-mt6765.c380 MUX_GATE_CLR_SET_UPD(CLK_TOP_MFG_SEL, "mfg_sel", mfg_parents, CLK_CFG_1,
/linux/arch/arm/boot/dts/
A Dmt2701.dtsi157 <&topckgen CLK_TOP_MFG_SEL>,
A Dmt7623.dtsi279 <&topckgen CLK_TOP_MFG_SEL>,
/linux/arch/arm64/boot/dts/mediatek/
A Dmt2712e.dtsi286 <&topckgen CLK_TOP_MFG_SEL>,

Completed in 24 milliseconds