Searched refs:CLK_TOP_MSDC50_0_SEL (Results 1 – 15 of 15) sorted by relevance
| /linux/include/dt-bindings/clock/ |
| A D | mt7629-clk.h | 94 #define CLK_TOP_MSDC50_0_SEL 84 macro
|
| A D | mt7622-clk.h | 79 #define CLK_TOP_MSDC50_0_SEL 67 macro
|
| A D | mt6765-clk.h | 144 #define CLK_TOP_MSDC50_0_SEL 109 macro
|
| A D | mt8173-clk.h | 106 #define CLK_TOP_MSDC50_0_SEL 96 macro
|
| A D | mt2712-clk.h | 143 #define CLK_TOP_MSDC50_0_SEL 112 macro
|
| A D | mt8192-clk.h | 36 #define CLK_TOP_MSDC50_0_SEL 24 macro
|
| /linux/Documentation/devicetree/bindings/mmc/ |
| A D | mtk-sd.yaml | 181 assigned-clocks = <&topckgen CLK_TOP_MSDC50_0_SEL>;
|
| /linux/drivers/clk/mediatek/ |
| A D | clk-mt7629.c | 511 MUX_GATE(CLK_TOP_MSDC50_0_SEL, "msdc50_0_sel", uart_parents,
|
| A D | clk-mt7622.c | 541 MUX_GATE(CLK_TOP_MSDC50_0_SEL, "msdc50_0_sel", uart_parents,
|
| A D | clk-mt8173.c | 559 MUX_GATE(CLK_TOP_MSDC50_0_SEL, "msdc50_0_sel", msdc50_0_parents, 0x0070, 16, 4, 23),
|
| A D | clk-mt8192.c | 765 MUX_GATE_CLR_SET_UPD(CLK_TOP_MSDC50_0_SEL, "msdc50_0_sel",
|
| A D | clk-mt2712.c | 767 MUX_GATE(CLK_TOP_MSDC50_0_SEL, "msdc50_0_sel",
|
| A D | clk-mt6765.c | 409 MUX_GATE_CLR_SET_UPD(CLK_TOP_MSDC50_0_SEL, "msdc50_0_sel",
|
| /linux/arch/arm64/boot/dts/mediatek/ |
| A D | mt8173-elm.dtsi | 382 assigned-clocks = <&topckgen CLK_TOP_MSDC50_0_SEL>;
|
| A D | mt7622.dtsi | 687 <&topckgen CLK_TOP_MSDC50_0_SEL>;
|
Completed in 28 milliseconds