Searched refs:CLK_TOP_MUX_MFG (Results 1 – 6 of 6) sorted by relevance
| /linux/include/dt-bindings/clock/ |
| A D | mt6797-clk.h | 20 #define CLK_TOP_MUX_MFG 10 macro
|
| A D | mt8183-clk.h | 39 #define CLK_TOP_MUX_MFG 3 macro
|
| /linux/drivers/clk/mediatek/ |
| A D | clk-mt6797.c | 337 MUX_GATE(CLK_TOP_MUX_MFG, "mfg_sel", mfg_parents, 0x0050, 24, 2, 31),
|
| A D | clk-mt8183.c | 551 MUX_GATE_CLR_SET_UPD(CLK_TOP_MUX_MFG, "mfg_sel",
|
| /linux/arch/arm64/boot/dts/mediatek/ |
| A D | mt6797.dtsi | 213 clocks = <&topckgen CLK_TOP_MUX_MFG>,
|
| A D | mt8183.dtsi | 443 clocks = <&topckgen CLK_TOP_MUX_MFG>;
|
Completed in 12 milliseconds