Searched refs:CLK_TOP_PWM_SEL (Results 1 – 22 of 22) sorted by relevance
| /linux/include/dt-bindings/clock/ |
| A D | mt7629-clk.h | 87 #define CLK_TOP_PWM_SEL 77 macro
|
| A D | mt8516-clk.h | 188 #define CLK_TOP_PWM_SEL 156 macro
|
| A D | mt7622-clk.h | 72 #define CLK_TOP_PWM_SEL 60 macro
|
| A D | mt6765-clk.h | 156 #define CLK_TOP_PWM_SEL 121 macro
|
| A D | mt8173-clk.h | 96 #define CLK_TOP_PWM_SEL 86 macro
|
| A D | mt2712-clk.h | 133 #define CLK_TOP_PWM_SEL 102 macro
|
| A D | mt2701-clk.h | 94 #define CLK_TOP_PWM_SEL 83 macro
|
| A D | mt8192-clk.h | 66 #define CLK_TOP_PWM_SEL 54 macro
|
| /linux/Documentation/devicetree/bindings/pwm/ |
| A D | pwm-mediatek.txt | 37 clocks = <&topckgen CLK_TOP_PWM_SEL>,
|
| /linux/arch/arm/boot/dts/ |
| A D | mt7629.dtsi | 248 clocks = <&topckgen CLK_TOP_PWM_SEL>,
252 assigned-clocks = <&topckgen CLK_TOP_PWM_SEL>;
|
| A D | mt7623.dtsi | 424 clocks = <&topckgen CLK_TOP_PWM_SEL>,
|
| /linux/drivers/clk/mediatek/ |
| A D | clk-mt7629.c | 496 MUX_GATE(CLK_TOP_PWM_SEL, "pwm_sel", pwm_parents,
|
| A D | clk-mt7622.c | 525 MUX_GATE(CLK_TOP_PWM_SEL, "pwm_sel", pwm_parents,
|
| A D | clk-mt8516.c | 419 MUX(CLK_TOP_PWM_SEL, "pwm_sel", pwm_parents,
|
| A D | clk-mt2701.c | 497 MUX_GATE(CLK_TOP_PWM_SEL, "pwm_sel", pwm_parents,
|
| A D | clk-mt8167.c | 609 MUX(CLK_TOP_PWM_SEL, "pwm_sel", pwm_parents,
|
| A D | clk-mt8173.c | 547 MUX_GATE(CLK_TOP_PWM_SEL, "pwm_sel", pwm_parents, 0x0050, 0, 2, 7),
|
| A D | clk-mt8192.c | 832 MUX_GATE_CLR_SET_UPD(CLK_TOP_PWM_SEL, "pwm_sel",
|
| A D | clk-mt2712.c | 745 MUX_GATE(CLK_TOP_PWM_SEL, "pwm_sel",
|
| A D | clk-mt6765.c | 448 MUX_GATE_CLR_SET_UPD(CLK_TOP_PWM_SEL, "pwm_sel", pwm_parents, CLK_CFG_6,
|
| /linux/arch/arm64/boot/dts/mediatek/ |
| A D | mt7622.dtsi | 432 clocks = <&topckgen CLK_TOP_PWM_SEL>,
|
| A D | mt2712e.dtsi | 480 clocks = <&topckgen CLK_TOP_PWM_SEL>,
|
Completed in 40 milliseconds