Home
last modified time | relevance | path

Searched refs:CLK_UART1_INTERNAL_DIV (Results 1 – 3 of 3) sorted by relevance

/linux/include/dt-bindings/clock/
A Dpistachio-clk.h68 #define CLK_UART1_INTERNAL_DIV 78 macro
/linux/drivers/clk/pistachio/
A Dclk-pistachio.c78 DIV_F(CLK_UART1_INTERNAL_DIV, "uart1_internal_div", "sys_pll_mux",
/linux/arch/mips/boot/dts/img/
A Dpistachio.dtsi274 assigned-clocks = <&clk_core CLK_UART1_INTERNAL_DIV>,

Completed in 5 milliseconds