Searched refs:CSR0_STOP (Results 1 – 5 of 5) sorted by relevance
| /linux/drivers/net/ethernet/amd/ |
| A D | sun3lance.c | 214 #define CSR0_STOP 0x0004 /* stop (RS) */ macro
328 ioaddr_probe[0] = CSR0_INIT | CSR0_STOP; in lance_probe()
330 if(ioaddr_probe[0] != CSR0_STOP) { in lance_probe()
355 REGA(CSR0) = CSR0_STOP; in lance_probe()
419 REGA(CSR0) = CSR0_STOP; in lance_open()
433 DREG = CSR0_STOP; in lance_open()
528 DREG = CSR0_STOP; in lance_start_xmit()
585 REGA( CSR0 ) = CSR0_STOP; in lance_start_xmit()
703 REGA(CSR0) = CSR0_STOP; in lance_interrupt()
741 REGA(CSR0) = CSR0_STOP; in lance_interrupt()
[all …]
|
| A D | atarilance.c | 314 #define CSR0_STOP 0x0004 /* stop (RS) */ macro
506 ioaddr[0] = CSR0_INIT | CSR0_STOP; in lance_probe1()
507 if (ioaddr[0] != CSR0_STOP) { in lance_probe1()
513 ioaddr[0] = CSR0_STOP; in lance_probe1()
514 if (ioaddr[0] != CSR0_STOP) { in lance_probe1()
534 REGA( CSR0 ) = CSR0_STOP; in lance_probe1()
661 DREG = CSR0_STOP; in lance_open()
734 DREG = CSR0_STOP; in lance_tx_timeout()
869 DREG = csr0 & ~(CSR0_INIT | CSR0_STRT | CSR0_STOP | in lance_interrupt()
1055 DREG = CSR0_STOP; in lance_close()
[all …]
|
| A D | ni65.h | 32 #define CSR0_STOP 0x0004 /* Stop (RS) */ macro
|
| A D | pcnet32.c | 195 #define CSR0_STOP 0x4 macro
763 lp->a->write_csr(ioaddr, CSR0, CSR0_STOP); in pcnet32_set_link_ksettings()
889 lp->a->write_csr(ioaddr, CSR0, CSR0_STOP); /* stop the chip */ in pcnet32_set_ringparam()
999 lp->a->write_csr(ioaddr, CSR0, CSR0_STOP); /* Set STOP bit */ in pcnet32_loopback_test()
1072 lp->a->write_csr(ioaddr, CSR0, CSR0_STOP); /* Set STOP bit */ in pcnet32_loopback_test()
1440 if (!(csr0 & CSR0_STOP)) /* If not stopped */ in pcnet32_get_regs()
1477 if (!(csr0 & CSR0_STOP)) /* If not stopped */ in pcnet32_get_regs()
2424 if (lp->a->read_csr(ioaddr, CSR0) & CSR0_STOP) in pcnet32_restart()
2455 lp->a->write_csr(ioaddr, CSR0, CSR0_STOP); in pcnet32_tx_timeout()
2635 lp->a->write_csr(ioaddr, CSR0, CSR0_STOP); in pcnet32_close()
[all …]
|
| A D | ni65.c | 273 writereg(CSR0_STOP | CSR0_CLRALL,CSR0); /* STOP */ in ni65_set_performance()
574 writereg(CSR0_CLRALL|CSR0_STOP,CSR0); in ni65_init_lance()
723 writedatareg(CSR0_STOP); in ni65_stop_start()
|
Completed in 15 milliseconds