Home
last modified time | relevance | path

Searched refs:D1VGA_CONTROL (Results 1 – 12 of 12) sorted by relevance

/linux/drivers/gpu/drm/radeon/
A Davivod.h44 #define D1VGA_CONTROL 0x0330 macro
/linux/drivers/gpu/drm/amd/display/dc/dce/
A Ddce_hwseq.h226 SR(D1VGA_CONTROL), \
290 SR(D1VGA_CONTROL), \
340 SR(D1VGA_CONTROL), \
444 SR(D1VGA_CONTROL), \
504 SR(D1VGA_CONTROL), \
531 SR(D1VGA_CONTROL), \
643 uint32_t D1VGA_CONTROL; member
804 HWS_SF(, D1VGA_CONTROL, D1VGA_MODE_ENABLE, mask_sh),\
/linux/drivers/gpu/drm/amd/display/dc/dce120/
A Ddce120_timing_generator.c418 set_reg_field_value(value, 0, D1VGA_CONTROL, D1VGA_MODE_ENABLE); in dce120_timing_generator_disable_vga()
419 set_reg_field_value(value, 0, D1VGA_CONTROL, D1VGA_TIMING_SELECT); in dce120_timing_generator_disable_vga()
421 value, 0, D1VGA_CONTROL, D1VGA_SYNC_POLARITY_SELECT); in dce120_timing_generator_disable_vga()
422 set_reg_field_value(value, 0, D1VGA_CONTROL, D1VGA_OVERSCAN_COLOR_EN); in dce120_timing_generator_disable_vga()
/linux/drivers/gpu/drm/amd/display/dc/dce110/
A Ddce110_timing_generator.c1829 set_reg_field_value(value, 0, D1VGA_CONTROL, D1VGA_MODE_ENABLE); in dce110_timing_generator_disable_vga()
1830 set_reg_field_value(value, 0, D1VGA_CONTROL, D1VGA_TIMING_SELECT); in dce110_timing_generator_disable_vga()
1832 value, 0, D1VGA_CONTROL, D1VGA_SYNC_POLARITY_SELECT); in dce110_timing_generator_disable_vga()
1833 set_reg_field_value(value, 0, D1VGA_CONTROL, D1VGA_OVERSCAN_COLOR_EN); in dce110_timing_generator_disable_vga()
/linux/drivers/gpu/drm/amd/amdgpu/
A Dgmc_v6_0.c806 if (REG_GET_FIELD(d1vga_control, D1VGA_CONTROL, D1VGA_MODE_ENABLE)) { in gmc_v6_0_get_vbios_fb_size()
A Dgmc_v10_0.c624 if (REG_GET_FIELD(d1vga_control, D1VGA_CONTROL, D1VGA_MODE_ENABLE)) { in gmc_v10_0_get_vbios_fb_size()
A Dgmc_v7_0.c976 if (REG_GET_FIELD(d1vga_control, D1VGA_CONTROL, D1VGA_MODE_ENABLE)) { in gmc_v7_0_get_vbios_fb_size()
A Dgmc_v9_0.c1108 if (REG_GET_FIELD(d1vga_control, D1VGA_CONTROL, D1VGA_MODE_ENABLE)) { in gmc_v9_0_get_vbios_fb_size()
A Dgmc_v8_0.c1084 if (REG_GET_FIELD(d1vga_control, D1VGA_CONTROL, D1VGA_MODE_ENABLE)) { in gmc_v8_0_get_vbios_fb_size()
/linux/drivers/gpu/drm/amd/display/dc/dcn10/
A Ddcn10_hw_sequencer.c584 REG_GET(D1VGA_CONTROL, D1VGA_MODE_ENABLE, &in_vga1_mode); in dcn10_disable_vga()
593 REG_WRITE(D1VGA_CONTROL, 0); in dcn10_disable_vga()
/linux/drivers/gpu/drm/amd/display/dc/dcn31/
A Ddcn31_resource.c863 SR(D1VGA_CONTROL), \
/linux/drivers/gpu/drm/amd/display/dc/dcn20/
A Ddcn20_hwseq.c256 REG_WRITE(D1VGA_CONTROL, 0); in dcn20_disable_vga()

Completed in 57 milliseconds