Searched refs:DCLK_VOP0 (Results 1 – 9 of 9) sorted by relevance
/linux/Documentation/devicetree/bindings/display/rockchip/ |
A D | rockchip-vop.yaml | 110 <&cru DCLK_VOP0>,
|
/linux/include/dt-bindings/clock/ |
A D | rk3288-cru.h | 87 #define DCLK_VOP0 190 macro
|
A D | rk3399-cru.h | 129 #define DCLK_VOP0 180 macro
|
A D | rk3568-cru.h | 286 #define DCLK_VOP0 223 macro
|
/linux/drivers/clk/rockchip/ |
A D | clk-rk3288.c | 445 COMPOSITE(DCLK_VOP0, "dclk_vop0", mux_pll_src_cpll_gpll_npll_p, 0,
|
A D | clk-rk3399.c | 282 MUX(DCLK_VOP0, "dclk_vop0", mux_dclk_vop0_p, CLK_SET_RATE_PARENT,
|
A D | clk-rk3568.c | 1041 …COMPOSITE(DCLK_VOP0, "dclk_vop0", hpll_vpll_gpll_cpll_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REP…
|
/linux/arch/arm/boot/dts/ |
A D | rk3288.dtsi | 776 <&cru DCLK_VOP0>, 1022 clocks = <&cru ACLK_VOP0>, <&cru DCLK_VOP0>, <&cru HCLK_VOP0>;
|
/linux/arch/arm64/boot/dts/rockchip/ |
A D | rk3399.dtsi | 1739 clocks = <&cru ACLK_VOP0>, <&cru DCLK_VOP0>, <&cru HCLK_VOP0>;
|
Completed in 62 milliseconds