Home
last modified time | relevance | path

Searched refs:DIV_ROUND_UP_ULL (Results 1 – 25 of 89) sorted by relevance

1234

/linux/drivers/clk/rockchip/
A Dclk-half-divider.c32 return DIV_ROUND_UP_ULL(((u64)parent_rate * 2), val); in clk_half_divider_recalc_rate()
50 bestdiv = DIV_ROUND_UP_ULL(((u64)parent_rate * 2), rate); in clk_half_divider_bestdiv()
77 now = DIV_ROUND_UP_ULL(((u64)parent_rate * 2), in clk_half_divider_bestdiv()
105 return DIV_ROUND_UP_ULL(((u64)*prate * 2), div * 2 + 3); in clk_half_divider_round_rate()
116 value = DIV_ROUND_UP_ULL(((u64)parent_rate * 2), rate); in clk_half_divider_set_rate()
/linux/drivers/gpu/drm/mcde/
A Dmcde_clk_div.c59 div_rate = DIV_ROUND_UP_ULL(this_prate, div); in mcde_clk_div_choose_div()
78 return DIV_ROUND_UP_ULL(*prate, div); in mcde_clk_div_round_rate()
95 return DIV_ROUND_UP_ULL(prate, 2); in mcde_clk_div_recalc_rate()
105 return DIV_ROUND_UP_ULL(prate, div); in mcde_clk_div_recalc_rate()
/linux/drivers/clk/
A Dclk-divider.c145 return DIV_ROUND_UP_ULL((u64)parent_rate, div); in divider_recalc_rate()
223 int div = DIV_ROUND_UP_ULL((u64)parent_rate, rate); in _div_round_up()
240 up = DIV_ROUND_UP_ULL((u64)parent_rate, rate); in _div_round_closest()
251 up_rate = DIV_ROUND_UP_ULL((u64)parent_rate, up); in _div_round_closest()
252 down_rate = DIV_ROUND_UP_ULL((u64)parent_rate, down); in _div_round_closest()
330 now = DIV_ROUND_UP_ULL((u64)parent_rate, i); in clk_divider_bestdiv()
355 req->rate = DIV_ROUND_UP_ULL((u64)req->best_parent_rate, div); in divider_determine_rate()
378 req->rate = DIV_ROUND_UP_ULL((u64)req->best_parent_rate, div); in divider_ro_determine_rate()
476 div = DIV_ROUND_UP_ULL((u64)parent_rate, rate); in divider_get_val()
/linux/drivers/clk/zynqmp/
A Ddivider.c56 up = DIV_ROUND_UP_ULL((u64)parent_rate, rate); in zynqmp_divider_get_val()
62 up_rate = DIV_ROUND_UP_ULL((u64)parent_rate, up); in zynqmp_divider_get_val()
63 down_rate = DIV_ROUND_UP_ULL((u64)parent_rate, down); in zynqmp_divider_get_val()
110 return DIV_ROUND_UP_ULL(parent_rate, value); in zynqmp_clk_divider_recalc_rate()
190 return DIV_ROUND_UP_ULL((u64)*prate, bestdiv); in zynqmp_clk_divider_round_rate()
/linux/drivers/gpu/drm/i915/
A Di915_fixed.h80 tmp = DIV_ROUND_UP_ULL(tmp, 1 << 16); in mul_round_up_u32_fixed16()
102 tmp = DIV_ROUND_UP_ULL(tmp, d); in div_fixed16()
112 tmp = DIV_ROUND_UP_ULL(tmp, d.val); in div_round_up_u32_fixed16()
/linux/drivers/clk/meson/
A Dsclk-div.c82 now = DIV_ROUND_UP_ULL((u64)parent_now, i); in sclk_div_bestdiv()
108 return DIV_ROUND_UP_ULL((u64)*prate, div); in sclk_div_round_rate()
187 return DIV_ROUND_UP_ULL((u64)prate, sclk->cached_div); in sclk_div_recalc_rate()
A Dclk-mpll.c40 return DIV_ROUND_UP_ULL((u64)parent_rate * SDM_DEN, divisor); in rate_from_params()
57 *sdm = DIV_ROUND_UP_ULL(frac, requested_rate); in params_from_rate()
A Dvid-pll-div.c89 return DIV_ROUND_UP_ULL(parent_rate * div->multiplier, div->divider); in meson_vid_pll_div_recalc_rate()
A Dclk-pll.c65 rate += DIV_ROUND_UP_ULL(frac_rate, in __pll_params_to_rate()
69 return DIV_ROUND_UP_ULL(rate, n); in __pll_params_to_rate()
/linux/include/linux/
A Dmath.h41 #define DIV_ROUND_UP_ULL(ll, d) \ macro
45 # define DIV_ROUND_UP_SECTOR_T(ll,d) DIV_ROUND_UP_ULL(ll, d)
/linux/drivers/pwm/
A Dpwm-imx27.c158 state->period = DIV_ROUND_UP_ULL(tmp, pwm_clk); in pwm_imx27_get_state()
170 state->duty_cycle = DIV_ROUND_UP_ULL(tmp, pwm_clk); in pwm_imx27_get_state()
205 period_ms = DIV_ROUND_UP_ULL(pwm_get_period(pwm), in pwm_imx27_wait_fifo_slot()
A Dpwm-keembay.c113 state->duty_cycle = DIV_ROUND_UP_ULL(high, clk_rate); in keembay_pwm_get_state()
114 state->period = DIV_ROUND_UP_ULL(high + low, clk_rate); in keembay_pwm_get_state()
A Dpwm-sun4i.c132 state->period = DIV_ROUND_UP_ULL(NSEC_PER_SEC, clk_rate); in sun4i_pwm_get_state()
133 state->duty_cycle = DIV_ROUND_UP_ULL(state->period, 2); in sun4i_pwm_get_state()
A Dpwm-bcm2835.c91 max_period = DIV_ROUND_UP_ULL((u64)U32_MAX * NSEC_PER_SEC + NSEC_PER_SEC / 2, rate) - 1; in bcm2835_pwm_apply()
A Dpwm-crc.c149 DIV_ROUND_UP_ULL(duty_cycle_reg * state->period, PWM_MAX_LEVEL); in crc_pwm_get_state()
/linux/drivers/i2c/busses/
A Di2c-hisi.c86 DIV_ROUND_UP_ULL((clk_rate_khz) * (ns), NSEC_PER_MSEC)
366 total_cnt = DIV_ROUND_UP_ULL(ctlr->clk_rate_khz * HZ_PER_KHZ, ctlr->t.bus_freq_hz); in hisi_i2c_set_scl()
368 t_scl_hcnt = DIV_ROUND_UP_ULL(total_cnt * divide, divisor); in hisi_i2c_set_scl()
464 ctlr->clk_rate_khz = DIV_ROUND_UP_ULL(clk_rate_hz, HZ_PER_KHZ); in hisi_i2c_probe()
/linux/drivers/clk/ti/
A Dfapll.c354 return DIV_ROUND_UP_ULL(rate, synth_div_m); in ti_fapll_synth_recalc_rate()
377 post_div_m = DIV_ROUND_UP_ULL((u64)parent_rate * SYNTH_PHASE_K, rate); in ti_fapll_synth_set_frac_rate()
385 synth_int_div = DIV_ROUND_UP_ULL((u64)parent_rate * in ti_fapll_synth_set_frac_rate()
434 r = DIV_ROUND_UP_ULL(r, SYNTH_MAX_INT_DIV * SYNTH_MAX_DIV_M); in ti_fapll_synth_round_rate()
/linux/drivers/net/ethernet/mellanox/mlx5/core/lib/
A Ddm.c96 u32 num_blocks = DIV_ROUND_UP_ULL(length, MLX5_SW_ICM_BLOCK_SIZE(dev)); in mlx5_dm_sw_icm_alloc()
185 u32 num_blocks = DIV_ROUND_UP_ULL(length, MLX5_SW_ICM_BLOCK_SIZE(dev)); in mlx5_dm_sw_icm_dealloc()
/linux/arch/arm/mach-ep93xx/
A Dclock.c362 return DIV_ROUND_UP_ULL(parent_rate, psc->div[index]); in ep93xx_div_recalc_rate()
376 return DIV_ROUND_UP_ULL((u64)*parent_rate, psc->div[i]); in ep93xx_div_round_rate()
378 now = DIV_ROUND_UP_ULL((u64)*parent_rate, psc->div[i]); in ep93xx_div_round_rate()
385 best = DIV_ROUND_UP_ULL(*parent_rate, maxdiv); in ep93xx_div_round_rate()
/linux/drivers/video/fbdev/omap2/omapfb/dss/
A Dhdmi5_core.c65 v = DIV_ROUND_UP_ULL(ss_scl_high * sfr, 1000000); in hdmi_core_ddc_init()
72 v = DIV_ROUND_UP_ULL(ss_scl_low * sfr, 1000000); in hdmi_core_ddc_init()
79 v = DIV_ROUND_UP_ULL(fs_scl_high * sfr, 1000000); in hdmi_core_ddc_init()
86 v = DIV_ROUND_UP_ULL(fs_scl_low * sfr, 1000000); in hdmi_core_ddc_init()
93 v = DIV_ROUND_UP_ULL(sda_hold * sfr, 1000000); in hdmi_core_ddc_init()
/linux/drivers/gpu/drm/omapdrm/dss/
A Dhdmi5_core.c52 v = DIV_ROUND_UP_ULL(ss_scl_high * sfr, 1000000); in hdmi5_core_ddc_init()
59 v = DIV_ROUND_UP_ULL(ss_scl_low * sfr, 1000000); in hdmi5_core_ddc_init()
66 v = DIV_ROUND_UP_ULL(fs_scl_high * sfr, 1000000); in hdmi5_core_ddc_init()
73 v = DIV_ROUND_UP_ULL(fs_scl_low * sfr, 1000000); in hdmi5_core_ddc_init()
80 v = DIV_ROUND_UP_ULL(sda_hold * sfr, 1000000); in hdmi5_core_ddc_init()
/linux/net/ceph/
A Dstriper.c231 *num_file_extents = DIV_ROUND_UP_ULL(objoff + objlen, l->stripe_unit) - in ceph_extent_to_file()
274 DIV_ROUND_UP_ULL(remainder_bytes, l->stripe_unit); in ceph_get_num_objects()
/linux/arch/arm/mach-omap2/
A Dtimer.c154 arch_timer_freq = DIV_ROUND_UP_ULL(rate * num, den); in realtime_counter_init()
/linux/drivers/gpu/drm/pl111/
A Dpl111_display.c460 div_rate = DIV_ROUND_UP_ULL(this_prate, div); in pl111_clk_div_choose_div()
479 return DIV_ROUND_UP_ULL(*prate, div); in pl111_clk_div_round_rate()
498 return DIV_ROUND_UP_ULL(prate, div); in pl111_clk_div_recalc_rate()
/linux/drivers/clk/analogbits/
A Dwrpll-cln28hpc.c199 c->init_r = DIV_ROUND_UP_ULL(parent_rate, MAX_POST_DIVR_FREQ); in __wrpll_update_parent_rate()

Completed in 38 milliseconds

1234