Searched refs:DMA1_REGISTER_OFFSET (Results 1 – 10 of 10) sorted by relevance
/linux/drivers/gpu/drm/radeon/ |
A D | ni_dma.c | 63 reg = DMA_RB_RPTR + DMA1_REGISTER_OFFSET; in cayman_dma_get_rptr() 87 reg = DMA_RB_WPTR + DMA1_REGISTER_OFFSET; in cayman_dma_get_wptr() 108 reg = DMA_RB_WPTR + DMA1_REGISTER_OFFSET; in cayman_dma_set_wptr() 170 rb_cntl = RREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET); in cayman_dma_stop() 172 WREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET, rb_cntl); in cayman_dma_stop() 201 reg_offset = DMA1_REGISTER_OFFSET; in cayman_dma_resume()
|
A D | ni.c | 858 case (DMA_STATUS_REG + DMA1_REGISTER_OFFSET): in cayman_get_allowed_info_register() 1120 WREG32(DMA_TILING_CONFIG + DMA1_REGISTER_OFFSET, gb_addr_config); in cayman_gpu_init() 1761 tmp = RREG32(DMA_STATUS_REG + DMA1_REGISTER_OFFSET); in cayman_gpu_check_soft_reset() 1844 tmp = RREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET); in cayman_gpu_soft_reset() 1846 WREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET, tmp); in cayman_gpu_soft_reset()
|
A D | si.c | 1318 case (DMA_STATUS_REG + DMA1_REGISTER_OFFSET): in si_get_allowed_info_register() 3802 tmp = RREG32(DMA_STATUS_REG + DMA1_REGISTER_OFFSET); in si_gpu_check_soft_reset() 3885 tmp = RREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET); in si_gpu_soft_reset() 3887 WREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET, tmp); in si_gpu_soft_reset() 4050 tmp = RREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET); in si_gpu_pci_config_reset() 4052 WREG32(DMA_RB_CNTL + DMA1_REGISTER_OFFSET, tmp); in si_gpu_pci_config_reset() 5536 offset = DMA1_REGISTER_OFFSET; in si_enable_dma_mgcg() 5548 offset = DMA1_REGISTER_OFFSET; in si_enable_dma_mgcg() 5955 tmp = RREG32(DMA_CNTL + DMA1_REGISTER_OFFSET) & ~TRAP_ENABLE; in si_disable_interrupt_state() 5956 WREG32(DMA_CNTL + DMA1_REGISTER_OFFSET, tmp); in si_disable_interrupt_state() [all …]
|
A D | nid.h | 1302 #define DMA1_REGISTER_OFFSET 0x800 /* not a register */ macro
|
A D | sid.h | 1813 #define DMA1_REGISTER_OFFSET 0x800 /* not a register */ macro
|
/linux/drivers/gpu/drm/amd/amdgpu/ |
A D | si_dma.c | 33 DMA1_REGISTER_OFFSET 618 sdma_cntl = RREG32(DMA_CNTL + DMA1_REGISTER_OFFSET); in si_dma_set_trap_irq_state() 620 WREG32(DMA_CNTL + DMA1_REGISTER_OFFSET, sdma_cntl); in si_dma_set_trap_irq_state() 623 sdma_cntl = RREG32(DMA_CNTL + DMA1_REGISTER_OFFSET); in si_dma_set_trap_irq_state() 625 WREG32(DMA_CNTL + DMA1_REGISTER_OFFSET, sdma_cntl); in si_dma_set_trap_irq_state() 663 offset = DMA1_REGISTER_OFFSET; in si_dma_set_clockgating_state() 675 offset = DMA1_REGISTER_OFFSET; in si_dma_set_clockgating_state()
|
A D | si_enums.h | 132 #define DMA1_REGISTER_OFFSET 0x200 macro
|
A D | sid.h | 1876 #define DMA1_REGISTER_OFFSET 0x200 /* not a register */ macro
|
A D | si.c | 1120 {DMA_STATUS_REG + DMA1_REGISTER_OFFSET},
|
A D | gfx_v6_0.c | 1717 WREG32(mmDMA_TILING_CONFIG + DMA1_REGISTER_OFFSET, gb_addr_config); in gfx_v6_0_constants_init()
|
Completed in 61 milliseconds