Home
last modified time | relevance | path

Searched refs:EMC_MRW (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/memory/tegra/
A Dtegra210-emc-cc-r21021.c994 emc_writel(emc, next->emc_mrw, EMC_MRW); in tegra210_emc_r21021_set_clock()
1078 emc_writel(emc, value, EMC_MRW); in tegra210_emc_r21021_set_clock()
1509 ccfifo_writel(emc, next->emc_mrw, EMC_MRW, 0); in tegra210_emc_r21021_set_clock()
1543 EMC_MRW, 0); in tegra210_emc_r21021_set_clock()
1550 ccfifo_writel(emc, value, EMC_MRW, 0); in tegra210_emc_r21021_set_clock()
A Dtegra30-emc.c83 #define EMC_MRW 0x0e8 macro
744 emc->regs + EMC_MRW); in emc_prepare_timing_change()
748 emc->regs + EMC_MRW); in emc_prepare_timing_change()
A Dtegra124-emc.c110 #define EMC_MRW 0xe8 macro
795 emc_ccfifo_writel(emc, timing->emc_mode_1, EMC_MRW); in tegra_emc_prepare_timing_change()
A Dtegra210-emc.h87 #define EMC_MRW 0xe8 macro
/linux/arch/arm/mach-tegra/
A Dsleep-tegra30.S23 #define EMC_MRW 0xe8 macro
548 str r2, [r0, #EMC_MRW]
558 str r2, [r0, #EMC_MRW]
/linux/Documentation/devicetree/bindings/memory-controllers/
A Dnvidia,tegra124-emc.yaml118 value of the EMC_MRW register for this set of timings

Completed in 20 milliseconds