Searched refs:EXYNOS5_CMU_CLKSTOP_G3D_SYS_PWR_REG (Results 1 – 3 of 3) sorted by relevance
123 { EXYNOS5_CMU_CLKSTOP_G3D_SYS_PWR_REG, { 0x0, 0x0, 0x0} },164 EXYNOS5_CMU_CLKSTOP_G3D_SYS_PWR_REG,
100 { EXYNOS5_CMU_CLKSTOP_G3D_SYS_PWR_REG, { 0x1, 0x0, 0x0} },
443 #define EXYNOS5_CMU_CLKSTOP_G3D_SYS_PWR_REG 0x148C macro
Completed in 7 milliseconds