Searched refs:GPIO_IRNENCLR (Results 1 – 2 of 2) sorted by relevance
32 #define GPIO_IRNENCLR 0x34 /* IRN Interrupt Enable Clear Register */ macro
32 writel(BIT(offset), gctrl->membase + GPIO_IRNENCLR); in eqbr_gpio_disable_irq()
Completed in 5 milliseconds