Searched refs:GSC_IRQ (Results 1 – 8 of 8) sorted by relevance
38 cfg = readl(dev->regs + GSC_IRQ); in gsc_hw_set_frm_done_irq_mask()43 writel(cfg, dev->regs + GSC_IRQ); in gsc_hw_set_frm_done_irq_mask()50 cfg = readl(dev->regs + GSC_IRQ); in gsc_hw_set_gsc_irq_enable()55 writel(cfg, dev->regs + GSC_IRQ); in gsc_hw_set_gsc_irq_enable()
450 u32 cfg = readl(dev->regs + GSC_IRQ); in gsc_hw_get_irq_status()460 u32 cfg = readl(dev->regs + GSC_IRQ); in gsc_hw_clear_irq()465 writel(cfg, dev->regs + GSC_IRQ); in gsc_hw_clear_irq()
23 #define GSC_IRQ 0x08 macro
38 #define GSC_IRQ 0x08 macro
426 cfg = gsc_read(GSC_IRQ); in gsc_handle_irq()444 gsc_write(cfg, GSC_IRQ); in gsc_handle_irq()1028 status = gsc_read(GSC_IRQ); in gsc_irq_handler()
527 MX6QDL_PAD_GPIO_4__GPIO1_IO04 0x0001b0b0 /* GSC_IRQ# */
649 MX6QDL_PAD_GPIO_4__GPIO1_IO04 0x0001b0b0 /* GSC_IRQ# */
620 MX6QDL_PAD_GPIO_4__GPIO1_IO04 0x0001b0b0 /* GSC_IRQ# */
Completed in 13 milliseconds