Searched refs:HAL_SEQ_WCSS_UMAC_REO_REG (Results 1 – 3 of 3) sorted by relevance
1158 s->reg_start[0] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_REO1_RING_BASE_LSB(ab); in ath11k_hal_srng_create_config()1159 s->reg_start[1] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_REO1_RING_HP(ab); in ath11k_hal_srng_create_config()1164 s->reg_start[0] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_REO_TCL_RING_BASE_LSB(ab); in ath11k_hal_srng_create_config()1165 s->reg_start[1] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_REO_TCL_RING_HP(ab); in ath11k_hal_srng_create_config()1168 s->reg_start[0] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_SW2REO_RING_BASE_LSB; in ath11k_hal_srng_create_config()1169 s->reg_start[1] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_SW2REO_RING_HP; in ath11k_hal_srng_create_config()1172 s->reg_start[0] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_REO_CMD_RING_BASE_LSB; in ath11k_hal_srng_create_config()1173 s->reg_start[1] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_REO_CMD_HP; in ath11k_hal_srng_create_config()1176 s->reg_start[0] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_REO_STATUS_RING_BASE_LSB(ab); in ath11k_hal_srng_create_config()1177 s->reg_start[1] = HAL_SEQ_WCSS_UMAC_REO_REG + HAL_REO_STATUS_HP(ab); in ath11k_hal_srng_create_config()
43 #define HAL_SEQ_WCSS_UMAC_REO_REG 0x00a38000 macro
106 u32 reo_base = HAL_SEQ_WCSS_UMAC_REO_REG; in ath11k_hw_ipq8074_reo_setup()744 u32 reo_base = HAL_SEQ_WCSS_UMAC_REO_REG; in ath11k_hw_wcn6855_reo_setup()
Completed in 13 milliseconds