Home
last modified time | relevance | path

Searched refs:HSYNC (Results 1 – 25 of 30) sorted by relevance

12

/linux/Documentation/devicetree/bindings/media/
A Drenesas,vin.yaml87 If both HSYNC and VSYNC polarities are not specified, embedded
93 If both HSYNC and VSYNC polarities are not specified, embedded
136 If both HSYNC and VSYNC polarities are not specified, embedded
142 If both HSYNC and VSYNC polarities are not specified, embedded
A Dvideo-interfaces.yaml117 Active state of the HSYNC signal, 0/1 for LOW/HIGH respectively.
124 that if HSYNC and VSYNC polarities are not specified, embedded
131 Similar to HSYNC and VSYNC, specifies data line polarity.
137 Similar to HSYNC and VSYNC, specifies the data enable signal polarity.
/linux/drivers/gpu/drm/nouveau/dispnv50/
A Ddac507d.c37 sync |= NVVAL(NV507D, DAC_SET_POLARITY, HSYNC, asyh->or.nhsync); in dac507d_ctrl()
/linux/Documentation/devicetree/bindings/media/i2c/
A Dtvp514x.txt17 - hsync-active: HSYNC Polarity configuration for endpoint.
A Dtvp7002.txt10 - hsync-active: HSYNC Polarity configuration for the bus. Default value when
A Dov7670.txt13 - hsync-active: active state of the HSYNC signal, 0/1 for LOW/HIGH respectively.
A Dst,st-mipid02.txt45 - hsync-active: active state of the HSYNC signal, 0/1 for LOW/HIGH respectively.
A Dtvp5150.txt44 - hsync-active: Active state of the HSYNC signal. Must be <1> (HIGH).
/linux/Documentation/fb/
A Dpxafb.rst39 hsynclen:HSYNC == LCCR1_HSW + 1
65 hsync:HSYNC, vsync:VSYNC
A Dmatroxfb.rst271 left:X left boundary: pixels between end of HSYNC pulse and first pixel.
273 right:X right boundary: pixels between end of picture and start of HSYNC
275 hslen:X length of HSYNC pulse, in pixels. Default is derived from `vesa`
279 sync:X sync. pulse - bit 0 inverts HSYNC polarity, bit 1 VSYNC polarity.
280 If bit 3 (value 0x08) is set, composite sync instead of HSYNC is
/linux/drivers/video/fbdev/i810/
A Di810_regs.h150 #define HSYNC 0x60008 macro
/linux/include/video/
A Dsstfb.h161 #define HSYNC 0x0220 macro
/linux/arch/arm/boot/dts/
A Dimx53-mba53.dts146 /* VGA_VSYNC, HSYNC with max drive strength */
A Dam437x-sbc-t43.dts60 AM4372_IOPAD(0x8e4, PIN_OUTPUT_PULLUP | MUX_MODE0) /* DSS HSYNC */
A Dimx6ul-tx6ul-mainboard.dts205 MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC 0x10 /* HSYNC */
A Dimx6ul-tx6ul.dtsi623 MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC 0x10 /* HSYNC */
656 MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC 0x10 /* HSYNC */
A Dimx6qdl-kontron-samx6i.dtsi588 MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02 0x100f1 /* HSYNC */
A Dam437x-sk-evm.dts372 AM4372_IOPAD(0x8e4, PIN_OUTPUT | MUX_MODE0) /* DSS HSYNC */
A Dat91sam9g45.dtsi282 AT91_PIOB 30 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* HSYNC */
/linux/Documentation/devicetree/bindings/display/exynos/
A Dexynos_dp.txt41 HSYNC polarity configuration.
/linux/drivers/gpu/drm/i2c/
A Dch7006_mode.c122 .flags = DRM_MODE_FLAG_##hsynp##HSYNC | \
/linux/drivers/pinctrl/renesas/
A Dpfc-sh7786.c525 GPIO_FN(HSYNC),
/linux/drivers/gpu/drm/i915/gvt/
A Dhandlers.c2415 MMIO_D(HSYNC(TRANSCODER_A), D_ALL); in init_generic_mmio_info()
2425 MMIO_D(HSYNC(TRANSCODER_B), D_ALL); in init_generic_mmio_info()
2435 MMIO_D(HSYNC(TRANSCODER_C), D_ALL); in init_generic_mmio_info()
2445 MMIO_D(HSYNC(TRANSCODER_EDP), D_ALL); in init_generic_mmio_info()
/linux/drivers/video/fbdev/
A Dsstfb.c534 sst_write(HSYNC, (par->hSyncOff - 1) << 16 | (info->var.hsync_len - 1)); in sstfb_set_par()
/linux/drivers/gpu/drm/
A Ddrm_modes.c1191 MODE_STATUS(HSYNC),

Completed in 43 milliseconds

12