Home
last modified time | relevance | path

Searched refs:I915_NUM_ENGINES (Results 1 – 22 of 22) sorted by relevance

/linux/drivers/gpu/drm/i915/gvt/
A Dgvt.h156 struct intel_vgpu_execlist execlist[I915_NUM_ENGINES];
157 struct list_head workload_q_head[I915_NUM_ENGINES];
158 struct intel_context *shadow[I915_NUM_ENGINES];
165 DECLARE_BITMAP(shadow_ctx_desc_updated, I915_NUM_ENGINES);
166 DECLARE_BITMAP(tlb_handle_pending, I915_NUM_ENGINES);
167 void *ring_scan_buffer[I915_NUM_ENGINES];
168 int ring_scan_buffer_size[I915_NUM_ENGINES];
176 } last_ctx[I915_NUM_ENGINES];
206 u32 hws_pga[I915_NUM_ENGINES];
318 struct notifier_block shadow_ctx_notifier_block[I915_NUM_ENGINES];
[all …]
A Dscheduler.h47 struct intel_vgpu_workload *current_workload[I915_NUM_ENGINES];
52 struct intel_vgpu *engine_owner[I915_NUM_ENGINES];
55 struct task_struct *thread[I915_NUM_ENGINES];
56 wait_queue_head_t waitq[I915_NUM_ENGINES];
A Dvgpu.c334 for (i = 0; i < I915_NUM_ENGINES; i++) in intel_gvt_create_idle_vgpu()
A Dmmio_context.c151 u32 control_table[I915_NUM_ENGINES][GEN9_MOCS_SIZE];
A Dscheduler.c1418 bitmap_zero(s->shadow_ctx_desc_updated, I915_NUM_ENGINES); in intel_vgpu_setup_submission()
1433 bitmap_zero(s->tlb_handle_pending, I915_NUM_ENGINES); in intel_vgpu_setup_submission()
A Dcmd_parser.c592 static const struct decode_info *ring_decode_info[I915_NUM_ENGINES][8] = {
/linux/drivers/gpu/drm/i915/selftests/
A Digt_live_test.h20 unsigned int reset_engine[I915_NUM_ENGINES];
/linux/drivers/gpu/drm/i915/gt/
A Dintel_gt_types.h155 struct intel_engine_cs *engine[I915_NUM_ENGINES];
A Dselftest_timeline.c282 return i915_prandom_u32_max_state(I915_NUM_ENGINES, rnd); in random_engine()
537 timelines = kvmalloc_array(NUM_TIMELINES * I915_NUM_ENGINES, in live_hwsp_engine()
612 timelines = kvmalloc_array(NUM_TIMELINES * I915_NUM_ENGINES, in live_hwsp_alternate()
A Dintel_engine_types.h120 I915_NUM_ENGINES enumerator
A Dmock_engine.c329 GEM_BUG_ON(id >= I915_NUM_ENGINES); in mock_engine()
A Dintel_gt.c492 struct i915_request *requests[I915_NUM_ENGINES] = {}; in __engines_record_defaults()
A Dintel_engine_cs.c322 BUILD_BUG_ON(BITS_PER_TYPE(engine->mask) < I915_NUM_ENGINES); in intel_engine_setup()
641 GENMASK(BITS_PER_TYPE(mask) - 1, I915_NUM_ENGINES)); in intel_engines_init_mmio()
A Dintel_reset.c1441 BUILD_BUG_ON(I915_RESET_ENGINE + I915_NUM_ENGINES > in intel_gt_set_wedged_on_init()
A Dselftest_workarounds.c33 } engine[I915_NUM_ENGINES];
A Dselftest_hangcheck.c995 struct active_engine threads[I915_NUM_ENGINES] = {}; in __igt_reset_engines()
A Dselftest_execlists.c3563 struct task_struct *tsk[I915_NUM_ENGINES] = {}; in smoke_crescendo()
3570 arg = kmalloc_array(I915_NUM_ENGINES, sizeof(*arg), GFP_KERNEL); in smoke_crescendo()
A Dintel_execlists_submission.c190 } nodes[I915_NUM_ENGINES];
/linux/drivers/gpu/drm/i915/
A Di915_gpu_error.h200 atomic_t reset_engine_count[I915_NUM_ENGINES];
A Dintel_device_info.c277 BUILD_BUG_ON(BITS_PER_TYPE(intel_engine_mask_t) < I915_NUM_ENGINES); in intel_device_info_runtime_init()
A Di915_drv.h1276 (id__) < I915_NUM_ENGINES; \
/linux/drivers/gpu/drm/i915/gem/
A Di915_gem_context.c1052 e = alloc_engines(I915_NUM_ENGINES); in default_engines()
1064 GEM_BUG_ON(engine->legacy_idx >= I915_NUM_ENGINES); in default_engines()

Completed in 77 milliseconds