Home
last modified time | relevance | path

Searched refs:ICACHE (Results 1 – 11 of 11) sorted by relevance

/linux/arch/nds32/kernel/
A Dsetup.c104 L1_cache_info[ICACHE].ways = CACHE_WAY(ICACHE); in dump_cpu_info()
105 L1_cache_info[ICACHE].line_size = CACHE_LINE_SIZE(ICACHE); in dump_cpu_info()
106 L1_cache_info[ICACHE].sets = CACHE_SET(ICACHE); in dump_cpu_info()
107 L1_cache_info[ICACHE].size = in dump_cpu_info()
108 L1_cache_info[ICACHE].ways * L1_cache_info[ICACHE].line_size * in dump_cpu_info()
111 L1_cache_info[ICACHE].sets, L1_cache_info[ICACHE].ways, in dump_cpu_info()
112 L1_cache_info[ICACHE].line_size); in dump_cpu_info()
132 L1_cache_info[ICACHE].ways; in dump_cpu_info()
324 CACHE_SET(ICACHE) * CACHE_WAY(ICACHE) * in c_show()
325 CACHE_LINE_SIZE(ICACHE) / 1024, CACHE_SET(ICACHE), in c_show()
[all …]
A Dcacheinfo.c11 char cache_type = (type & CACHE_TYPE_INST ? ICACHE : DCACHE); in ci_leaf_init()
A Dsys_nds32.c38 case ICACHE: in SYSCALL_DEFINE3()
/linux/arch/nds32/include/asm/
A Dnds32.h38 if (cache == ICACHE) in CACHE_SET()
49 if (cache == ICACHE) in CACHE_WAY()
60 if (cache == ICACHE) in CACHE_LINE_SIZE()
/linux/arch/csky/include/uapi/asm/
A Dcachectl.h9 #define ICACHE (1<<0) macro
11 #define BCACHE (ICACHE|DCACHE)
/linux/arch/mips/include/uapi/asm/
A Dcachectl.h15 #define ICACHE (1<<0) /* flush instruction cache */ macro
17 #define BCACHE (ICACHE|DCACHE) /* flush both caches */
/linux/arch/sh/include/uapi/asm/
A Dcachectl.h16 #define ICACHE CACHEFLUSH_I /* flush instruction cache */ macro
18 #define BCACHE (ICACHE|DCACHE) /* flush both caches */
/linux/arch/nds32/mm/
A Dproc.c105 line_size = L1_cache_info[ICACHE].line_size; in cpu_icache_inval_all()
107 line_size * L1_cache_info[ICACHE].ways * L1_cache_info[ICACHE].sets; in cpu_icache_inval_all()
179 line_size = L1_cache_info[ICACHE].line_size; in cpu_icache_inval_page()
282 line_size = L1_cache_info[ICACHE].line_size; in cpu_icache_inval_range()
344 line_size = L1_cache_info[ICACHE].line_size; in cpu_cache_wbinval_range()
/linux/arch/nds32/include/uapi/asm/
A Dcachectl.h10 #define ICACHE 0 /* flush instruction cache */ macro
/linux/arch/arc/include/uapi/asm/
A Dcachectl.h25 #define ICACHE CF_I_INV macro
/linux/arch/csky/mm/
A Dsyscache.c22 case ICACHE: in SYSCALL_DEFINE3()

Completed in 12 milliseconds