Home
last modified time | relevance | path

Searched refs:IRQ_VS_SOFT (Results 1 – 4 of 4) sorted by relevance

/linux/arch/riscv/kvm/
A Dvcpu.c492 if ((csr->hvip ^ hvip) & (1UL << IRQ_VS_SOFT)) { in kvm_riscv_vcpu_sync_interrupts()
493 if (hvip & (1UL << IRQ_VS_SOFT)) { in kvm_riscv_vcpu_sync_interrupts()
494 if (!test_and_set_bit(IRQ_VS_SOFT, in kvm_riscv_vcpu_sync_interrupts()
496 set_bit(IRQ_VS_SOFT, &v->irqs_pending); in kvm_riscv_vcpu_sync_interrupts()
498 if (!test_and_set_bit(IRQ_VS_SOFT, in kvm_riscv_vcpu_sync_interrupts()
500 clear_bit(IRQ_VS_SOFT, &v->irqs_pending); in kvm_riscv_vcpu_sync_interrupts()
507 if (irq != IRQ_VS_SOFT && in kvm_riscv_vcpu_set_interrupt()
523 if (irq != IRQ_VS_SOFT && in kvm_riscv_vcpu_unset_interrupt()
A Dvcpu_sbi.c110 kvm_riscv_vcpu_unset_interrupt(vcpu, IRQ_VS_SOFT); in kvm_riscv_vcpu_sbi_ecall()
126 kvm_riscv_vcpu_set_interrupt(rvcpu, IRQ_VS_SOFT); in kvm_riscv_vcpu_sbi_ecall()
A Dmain.c47 hideleg |= (1UL << IRQ_VS_SOFT); in kvm_arch_hardware_enable()
/linux/arch/riscv/include/asm/
A Dcsr.h61 #define IRQ_VS_SOFT 2 macro
145 #define VSIP_TO_HVIP_SHIFT (IRQ_VS_SOFT - IRQ_S_SOFT)

Completed in 7 milliseconds