Searched refs:JZ4760_CLK_PLL0_HALF (Results 1 – 2 of 2) sorted by relevance
| /linux/drivers/clk/ingenic/ |
| A D | jz4760-cgu.c | 195 [JZ4760_CLK_PLL0_HALF] = {
208 .parents = { JZ4760_CLK_PLL0_HALF, JZ4760_CLK_PLL1, },
215 .parents = { JZ4760_CLK_PLL0_HALF, JZ4760_CLK_PLL1, },
222 .parents = { JZ4760_CLK_PLL0_HALF, JZ4760_CLK_PLL1, },
240 .parents = { JZ4760_CLK_PLL0_HALF, JZ4760_CLK_PLL1, },
251 JZ4760_CLK_PLL0_HALF, JZ4760_CLK_PLL1 },
259 JZ4760_CLK_PLL0_HALF, JZ4760_CLK_PLL1 },
266 JZ4760_CLK_PLL0_HALF, JZ4760_CLK_PLL1 },
275 .parents = { JZ4760_CLK_EXT, JZ4760_CLK_PLL0_HALF, },
281 .parents = { JZ4760_CLK_EXT, JZ4760_CLK_PLL0_HALF, },
[all …]
|
| /linux/include/dt-bindings/clock/ |
| A D | ingenic,jz4760-cgu.h | 12 #define JZ4760_CLK_PLL0_HALF 3 macro
|
Completed in 5 milliseconds