Home
last modified time | relevance | path

Searched refs:LS1X_CLK_PLL_DIV (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/clk/loongson1/
A Dclk-loongson1b.c60 CLK_GET_RATE_NOCACHE, LS1X_CLK_PLL_DIV, in ls1x_clk_init()
67 CLK_SET_RATE_NO_REPARENT, LS1X_CLK_PLL_DIV, in ls1x_clk_init()
78 0, LS1X_CLK_PLL_DIV, DIV_DC_SHIFT, in ls1x_clk_init()
83 CLK_SET_RATE_NO_REPARENT, LS1X_CLK_PLL_DIV, in ls1x_clk_init()
94 0, LS1X_CLK_PLL_DIV, DIV_DDR_SHIFT, in ls1x_clk_init()
100 CLK_SET_RATE_NO_REPARENT, LS1X_CLK_PLL_DIV, in ls1x_clk_init()
A Dclk-loongson1c.c55 CLK_GET_RATE_NOCACHE, LS1X_CLK_PLL_DIV, in ls1x_clk_init()
65 0, LS1X_CLK_PLL_DIV, DIV_DC_SHIFT, in ls1x_clk_init()
/linux/drivers/cpufreq/
A Dloongson1-cpufreq.c68 __raw_writel(__raw_readl(LS1X_CLK_PLL_DIV) | RST_CPU_EN | RST_CPU, in ls1x_cpufreq_target()
69 LS1X_CLK_PLL_DIV); in ls1x_cpufreq_target()
70 __raw_writel(__raw_readl(LS1X_CLK_PLL_DIV) & ~(RST_CPU_EN | RST_CPU), in ls1x_cpufreq_target()
71 LS1X_CLK_PLL_DIV); in ls1x_cpufreq_target()
/linux/arch/mips/include/asm/mach-loongson32/
A Dregs-clk.h15 #define LS1X_CLK_PLL_DIV LS1X_CLK_REG(0x4) macro

Completed in 4 milliseconds