Searched refs:MC_SEQ_RD_CTL_D1_LP (Results 1 – 12 of 12) sorted by relevance
159 #define MC_SEQ_RD_CTL_D1_LP 0x2b20 macro
1874 *out_reg = MC_SEQ_RD_CTL_D1_LP >> 2; in btc_check_s0_mc_reg_index()2033 WREG32(MC_SEQ_RD_CTL_D1_LP, RREG32(MC_SEQ_RD_CTL_D1)); in btc_initialize_mc_reg_table()
817 #define MC_SEQ_RD_CTL_D1_LP 0x2b20 macro
585 #define MC_SEQ_RD_CTL_D1_LP 0x2b20 macro
710 #define MC_SEQ_RD_CTL_D1_LP 0x2b20 macro
335 #define MC_SEQ_RD_CTL_D1_LP 0x2b20 macro
2790 *out_reg = MC_SEQ_RD_CTL_D1_LP >> 2; in ni_check_s0_mc_reg_index()2894 WREG32(MC_SEQ_RD_CTL_D1_LP, RREG32(MC_SEQ_RD_CTL_D1)); in ni_initialize_mc_reg_table()
990 eg_pi->mc_reg_table.mc_reg_address[i].s0 = MC_SEQ_RD_CTL_D1_LP >> 2; in cypress_set_mc_reg_address_table()
4409 *out_reg = MC_SEQ_RD_CTL_D1_LP >> 2; in ci_check_s0_mc_reg_index()4615 WREG32(MC_SEQ_RD_CTL_D1_LP, RREG32(MC_SEQ_RD_CTL_D1)); in ci_initialize_mc_reg_table()
5427 *out_reg = MC_SEQ_RD_CTL_D1_LP >> 2; in si_check_s0_mc_reg_index()5535 WREG32(MC_SEQ_RD_CTL_D1_LP, RREG32(MC_SEQ_RD_CTL_D1)); in si_initialize_mc_reg_table()
586 #define MC_SEQ_RD_CTL_D1_LP 0xAC8 macro
5880 *out_reg = MC_SEQ_RD_CTL_D1_LP; in si_check_s0_mc_reg_index()5988 WREG32(MC_SEQ_RD_CTL_D1_LP, RREG32(MC_SEQ_RD_CTL_D1)); in si_initialize_mc_reg_table()
Completed in 105 milliseconds