Searched refs:MC_SEQ_WR_CTL_D0 (Results 1 – 12 of 12) sorted by relevance
111 #define MC_SEQ_WR_CTL_D0 0x28bc macro
1876 case MC_SEQ_WR_CTL_D0 >> 2: in btc_check_s0_mc_reg_index()2034 WREG32(MC_SEQ_WR_CTL_D0_LP, RREG32(MC_SEQ_WR_CTL_D0)); in btc_initialize_mc_reg_table()
787 #define MC_SEQ_WR_CTL_D0 0x28bc macro
548 #define MC_SEQ_WR_CTL_D0 0x28bc macro
661 #define MC_SEQ_WR_CTL_D0 0x28bc macro
293 #define MC_SEQ_WR_CTL_D0 0x28bc macro
4411 case MC_SEQ_WR_CTL_D0 >> 2: in ci_check_s0_mc_reg_index()4523 case MC_SEQ_WR_CTL_D0: in ci_register_patching_mc_seq()4612 WREG32(MC_SEQ_WR_CTL_D0_LP, RREG32(MC_SEQ_WR_CTL_D0)); in ci_initialize_mc_reg_table()
2792 case MC_SEQ_WR_CTL_D0 >> 2: in ni_check_s0_mc_reg_index()2891 WREG32(MC_SEQ_WR_CTL_D0_LP, RREG32(MC_SEQ_WR_CTL_D0)); in ni_initialize_mc_reg_table()
995 eg_pi->mc_reg_table.mc_reg_address[i].s1 = MC_SEQ_WR_CTL_D0 >> 2; in cypress_set_mc_reg_address_table()
5429 case MC_SEQ_WR_CTL_D0 >> 2: in si_check_s0_mc_reg_index()5532 WREG32(MC_SEQ_WR_CTL_D0_LP, RREG32(MC_SEQ_WR_CTL_D0)); in si_initialize_mc_reg_table()
549 #define MC_SEQ_WR_CTL_D0 0xA2F macro
5882 case MC_SEQ_WR_CTL_D0: in si_check_s0_mc_reg_index()5985 WREG32(MC_SEQ_WR_CTL_D0_LP, RREG32(MC_SEQ_WR_CTL_D0)); in si_initialize_mc_reg_table()
Completed in 157 milliseconds