Home
last modified time | relevance | path

Searched refs:MI_FLUSH_DW_USE_GTT (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/gpu/drm/i915/gt/
A Dgen6_engine_cs.c204 *cs++ = HWS_SCRATCH_ADDR | MI_FLUSH_DW_USE_GTT; in mi_flush_dw()
380 *cs++ = I915_GEM_HWS_SEQNO_ADDR | MI_FLUSH_DW_USE_GTT; in gen6_emit_breadcrumb_xcs()
401 *cs++ = I915_GEM_HWS_SEQNO_ADDR | MI_FLUSH_DW_USE_GTT; in gen7_emit_breadcrumb_xcs()
A Dgen8_engine_cs.h123 gtt_offset | MI_FLUSH_DW_USE_GTT, in gen8_emit_ggtt_write()
A Dintel_gpu_commands.h160 #define MI_FLUSH_DW_USE_GTT (1<<2) macro
/linux/drivers/gpu/drm/i915/pxp/
A Dintel_pxp_cmd.c38 *cs++ = I915_GEM_HWS_PXP_ADDR | MI_FLUSH_DW_USE_GTT; in pxp_emit_session_selection()
/linux/drivers/gpu/drm/i915/
A Di915_cmd_parser.c346 .mask = MI_FLUSH_DW_USE_GTT,
390 .mask = MI_FLUSH_DW_USE_GTT,
427 .mask = MI_FLUSH_DW_USE_GTT,

Completed in 17 milliseconds