Home
last modified time | relevance | path

Searched refs:MLX5_SET64 (Results 1 – 22 of 22) sorted by relevance

/linux/drivers/infiniband/hw/mlx5/
A Ddm.c60 MLX5_SET64(alloc_memic_in, in, range_start_addr, in mlx5_cmd_alloc_memic()
101 MLX5_SET64(dealloc_memic_in, in, memic_start_addr, addr); in mlx5_cmd_dealloc_memic()
123 MLX5_SET64(modify_memic_in, in, memic_start_addr, addr - dev->bar_addr); in mlx5_cmd_dealloc_memic_op()
139 MLX5_SET64(modify_memic_in, in, memic_start_addr, addr - dev->bar_addr); in mlx5_cmd_alloc_memic_op()
A Dqp.c1950 MLX5_SET64(qpc, qpc, dbr_addr, qp->db.dma); in create_xrc_tgt_qp()
2095 MLX5_SET64(qpc, qpc, dbr_addr, qp->db.dma); in create_dci()
2290 MLX5_SET64(qpc, qpc, dbr_addr, qp->db.dma); in create_user_qp()
2433 MLX5_SET64(qpc, qpc, dbr_addr, qp->db.dma); in create_kernel_qp()
2660 MLX5_SET64(dctc, dctc, dc_access_key, ucmd->access_key); in create_dct()
3712 MLX5_SET64(modify_rq_in, in, modify_bitmask, in modify_raw_packet_qp_rq()
3779 MLX5_SET64(modify_sq_in, in, modify_bitmask, 1); in modify_raw_packet_qp_sq()
4183 MLX5_SET64(qpc, qpc, dbr_addr, qp->db.dma); in __mlx5_ib_modify_qp()
5123 MLX5_SET64(wq, wq, dbr_addr, rwq->db.dma); in create_rq()
5498 MLX5_SET64(modify_rq_in, in, modify_bitmask, in mlx5_ib_modify_wq()
[all …]
A Dsrq_cmd.c37 MLX5_SET64(wq, wq, dbr_addr, in->db_record); in set_wq()
50 MLX5_SET64(srqc, srqc, dbr_addr, in->db_record); in set_srqc()
A Dwr.c431 MLX5_SET64(mkc, seg, start_addr, umrwr->virt_addr); in set_reg_mkey_segment()
432 MLX5_SET64(mkc, seg, len, umrwr->length); in set_reg_mkey_segment()
A Dmr.c88 MLX5_SET64(mkc, mkc, start_addr, start_addr); in set_mkc_access_pd_addr_fields()
1321 MLX5_SET64(mkc, mkc, len, umem->length); in reg_create()
1376 MLX5_SET64(mkc, mkc, len, length); in mlx5_ib_get_dm_mr()
A Dcq.c1000 MLX5_SET64(cqc, cqc, dbr_addr, cq->db.dma); in mlx5_ib_create_cq()
A Ddevx.c2256 MLX5_SET64(umem, umem, num_of_mtt, in devx_umem_reg_cmd_alloc()
/linux/drivers/vdpa/mlx5/core/
A Dmr.c71 MLX5_SET64(mkc, mkc, start_addr, mr->offset); in create_direct_mr()
72 MLX5_SET64(mkc, mkc, len, mr->end - mr->start); in create_direct_mr()
208 MLX5_SET64(mkc, mkc, start_addr, start); in create_indirect_key()
209 MLX5_SET64(mkc, mkc, len, len); in create_indirect_key()
/linux/drivers/net/ethernet/mellanox/mlx5/core/steering/
A Ddr_cmd.c446 MLX5_SET64(flow_table_context, ft_mdev, in mlx5dr_cmd_create_flow_table()
449 MLX5_SET64(flow_table_context, ft_mdev, in mlx5dr_cmd_create_flow_table()
452 MLX5_SET64(flow_table_context, ft_mdev, in mlx5dr_cmd_create_flow_table()
454 MLX5_SET64(flow_table_context, ft_mdev, in mlx5dr_cmd_create_flow_table()
A Ddr_icm_pool.c53 MLX5_SET64(mkc, mkc, len, length); in dr_icm_create_dm_mkey()
56 MLX5_SET64(mkc, mkc, start_addr, start_addr); in dr_icm_create_dm_mkey()
A Ddr_send.c176 MLX5_SET64(qpc, qpc, dbr_addr, dr_qp->wq_ctrl.db.dma); in dr_create_rc_qp()
809 MLX5_SET64(cqc, cqc, dbr_addr, cq->wq_ctrl.db.dma); in dr_create_cq()
/linux/drivers/net/ethernet/mellanox/mlx5/core/lib/
A Ddm.c161 MLX5_SET64(sw_icm, sw_icm, sw_icm_start_addr, in mlx5_dm_sw_icm_alloc()
A Dclock.c174 MLX5_SET64(mtpps_reg, in, time_stamp, tstart); in mlx5_pps_out()
532 MLX5_SET64(mtpps_reg, in, time_stamp, time_stamp); in mlx5_perout_configure()
/linux/drivers/vdpa/mlx5/net/
A Dmlx5_vnet.c470 MLX5_SET64(qpc, qpc, dbr_addr, vqp->db.dma); in qp_create()
625 MLX5_SET64(cqc, cqc, dbr_addr, vcq->db.dma); in cq_create()
721 MLX5_SET64(umem, um, num_of_mtt, umem->frag_buf.npages); in create_umem()
868 MLX5_SET64(virtio_q, vq_ctx, desc_addr, mvq->desc_addr); in create_virtqueue()
869 MLX5_SET64(virtio_q, vq_ctx, used_addr, mvq->device_addr); in create_virtqueue()
870 MLX5_SET64(virtio_q, vq_ctx, available_addr, mvq->driver_addr); in create_virtqueue()
1133 MLX5_SET64(virtio_net_q_object, obj_context, modify_field_select, in modify_virtqueue()
1306 MLX5_SET64(modify_rqt_in, in, bitmask, MLX5_MODIFY_RQT_NUM_RQS); in modify_rqt()
/linux/drivers/net/ethernet/mellanox/mlx5/core/fpga/
A Dcmd.c58 MLX5_SET64(fpga_access_reg, in, address, addr); in mlx5_fpga_access_reg()
A Dconn.c460 MLX5_SET64(cqc, cqc, dbr_addr, conn->cq.wq_ctrl.db.dma); in mlx5_fpga_conn_create_cq()
577 MLX5_SET64(qpc, qpc, dbr_addr, conn->qp.wq_ctrl.db.dma); in mlx5_fpga_conn_create_qp()
688 MLX5_SET64(qpc, qpc, dbr_addr, conn->qp.wq_ctrl.db.dma); in mlx5_fpga_conn_init_qp()
A Dtls.c224 MLX5_SET64(tls_cmd, cmd, tls_rcd_sn, be64_to_cpu(rcd_sn)); in mlx5_fpga_tls_resync_rx()
/linux/drivers/net/ethernet/mellanox/mlx5/core/
A Dvport.c484 MLX5_SET64(nic_vport_context, nic_vport_context, node_guid, node_guid); in mlx5_modify_nic_vport_node_guid()
1060 MLX5_SET64(hca_vport_context, ctx, port_guid, req->port_guid); in mlx5_core_modify_hca_vport_context()
1062 MLX5_SET64(hca_vport_context, ctx, node_guid, req->node_guid); in mlx5_core_modify_hca_vport_context()
A Den_main.c302 MLX5_SET64(mkc, mkc, len, npages << page_shift); in mlx5e_create_umr_mtt_mkey()
817 MLX5_SET64(wq, wq, dbr_addr, rq->wq_ctrl.db.dma); in mlx5e_create_rq()
881 MLX5_SET64(modify_rq_in, in, modify_bitmask, in mlx5e_modify_rq_scatter_fcs()
909 MLX5_SET64(modify_rq_in, in, modify_bitmask, in mlx5e_modify_rq_vsd()
1405 MLX5_SET64(wq, wq, dbr_addr, csp->wq_ctrl->db.dma); in mlx5e_create_sq()
1443 MLX5_SET64(modify_sq_in, in, modify_bitmask, bitmask); in mlx5e_modify_sq()
1812 MLX5_SET64(cqc, cqc, dbr_addr, cq->wq_ctrl.db.dma); in mlx5e_create_cq()
/linux/drivers/net/ethernet/mellanox/mlx5/core/diag/
A Drsc_dump.c93 MLX5_SET64(resource_dump, cmd->cmd, address, dma); in mlx5_rsc_dump_trigger()
A Dfw_tracer.c207 MLX5_SET64(mkc, mkc, start_addr, tracer->buff.dma); in mlx5_fw_tracer_create_mkey()
208 MLX5_SET64(mkc, mkc, len, tracer->buff.size); in mlx5_fw_tracer_create_mkey()
/linux/include/linux/mlx5/
A Ddevice.h110 #define MLX5_SET64(typ, p, fld, v) do { \ macro

Completed in 82 milliseconds