Home
last modified time | relevance | path

Searched refs:MMUCR (Results 1 – 15 of 15) sorted by relevance

/linux/arch/sh/mm/
A Dtlb-urb.c27 status = __raw_readl(MMUCR); in tlb_wire_entry()
43 __raw_writel(status, MMUCR); in tlb_wire_entry()
50 status = __raw_readl(MMUCR); in tlb_wire_entry()
55 __raw_writel(status, MMUCR); in tlb_wire_entry()
76 status = __raw_readl(MMUCR); in tlb_unwire_entry()
89 __raw_writel(status, MMUCR); in tlb_unwire_entry()
A Dtlb-sh3.c90 status = __raw_readl(MMUCR); in local_flush_tlb_all()
92 __raw_writel(status, MMUCR); in local_flush_tlb_all()
A Dtlbflush_32.c134 __raw_writel(__raw_readl(MMUCR) | MMUCR_TI, MMUCR); in __flush_tlb_global()
A Dtlb-pteaex.c91 status = __raw_readl(MMUCR); in local_flush_tlb_all()
A Dtlb-sh4.c93 status = __raw_readl(MMUCR); in local_flush_tlb_all()
A Dtlb-debugfs.c48 mmucr = __raw_readl(MMUCR); in tlb_seq_show()
/linux/arch/sh/include/asm/
A Dmmu_context.h150 __raw_writel(MMU_CONTROL_INIT, MMUCR); in enable_mmu()
163 cr = __raw_readl(MMUCR); in disable_mmu()
165 __raw_writel(cr, MMUCR); in disable_mmu()
/linux/arch/sh/include/cpu-sh3/cpu/
A Dmmu_context.h15 #define MMUCR 0xFFFFFFE0 /* MMU Control Register */ macro
/linux/arch/sh/include/cpu-sh4/cpu/
A Dmmu_context.h17 #define MMUCR 0xFF000010 /* MMU Control Register */ macro
/linux/arch/m68k/include/asm/
A Dmcfmmu.h25 #define MMUCR (MMUBASE + 0x00) /* Control register */ macro
/linux/arch/m68k/coldfire/
A Dhead.S222 movel %d0,MMUCR
/linux/arch/sh/kernel/
A Dhead_32.S359 .LMMUCR: .long MMUCR
/linux/arch/powerpc/kernel/
A Dentry_32.S489 lwz r9,MMUCR(r1); \
A Dhead_booke.h264 stw r0,MMUCR(r1)
A Dasm-offsets.c306 STACK_PT_REGS_OFFSET(MMUCR, mas0); in main()

Completed in 17 milliseconds