Home
last modified time | relevance | path

Searched refs:MT_INT_MASK_CSR (Results 1 – 15 of 15) sorted by relevance

/linux/drivers/net/wireless/mediatek/mt76/mt7615/
A Dmmio.c94 mt76_wr(dev, MT_INT_MASK_CSR, 0); in mt7615_irq_handler()
110 mt76_wr(dev, MT_INT_MASK_CSR, 0); in mt7615_irq_tasklet()
121 mt76_set_irq_mask(&dev->mt76, MT_INT_MASK_CSR, mask, 0); in mt7615_irq_tasklet()
240 mt76_wr(dev, MT_INT_MASK_CSR, 0); in mt7615_mmio_probe()
A Dregs.h107 #define MT_INT_MASK_CSR MT_HIF(0x204) macro
/linux/drivers/net/wireless/mediatek/mt76/mt7915/
A Dpci.c41 mt76_wr(dev, MT_INT_MASK_CSR, mdev->mmio.irqmask); in mt7915_dual_hif_set_irq_mask()
102 mt76_wr(dev, MT_INT_MASK_CSR, 0); in mt7915_irq_tasklet()
160 mt76_wr(dev, MT_INT_MASK_CSR, 0); in mt7915_irq_handler()
279 mt76_wr(dev, MT_INT_MASK_CSR, 0); in mt7915_pci_probe()
A Dmmio.c151 mt76_wr(dev, MT_INT_MASK_CSR, 0); in mt7915_mmio_init()
A Dmt7915.h482 mt76_set_irq_mask(&dev->mt76, MT_INT_MASK_CSR, mask, 0); in mt7915_irq_disable()
A Dregs.h455 #define MT_INT_MASK_CSR MT_WFDMA_EXT_CSR(0x14) macro
/linux/drivers/net/wireless/mediatek/mt76/mt7603/
A Dmt7603.h196 mt76_set_irq_mask(&dev->mt76, MT_INT_MASK_CSR, 0, mask); in mt7603_irq_enable()
201 mt76_set_irq_mask(&dev->mt76, MT_INT_MASK_CSR, mask, 0); in mt7603_irq_disable()
A Dsoc.c38 mt76_wr(dev, MT_INT_MASK_CSR, 0); in mt76_wmac_probe()
A Dpci.c47 mt76_wr(dev, MT_INT_MASK_CSR, 0); in mt76pci_probe()
A Dregs.h25 #define MT_INT_MASK_CSR MT_HIF(0x204) macro
/linux/drivers/net/wireless/mediatek/mt76/
A Dmt76x02.h228 mt76_set_irq_mask(&dev->mt76, MT_INT_MASK_CSR, 0, mask); in mt76x02_irq_enable()
233 mt76_set_irq_mask(&dev->mt76, MT_INT_MASK_CSR, mask, 0); in mt76x02_irq_disable()
A Dmt76x02_regs.h107 #define MT_INT_MASK_CSR 0x0204 macro
/linux/drivers/net/wireless/mediatek/mt76/mt76x2/
A Dpci.c66 mt76_wr(dev, MT_INT_MASK_CSR, 0); in mt76x2e_probe()
/linux/drivers/net/wireless/mediatek/mt76/mt76x0/
A Dpci.c198 mt76_wr(dev, MT_INT_MASK_CSR, 0); in mt76x0e_probe()
/linux/drivers/net/wireless/mediatek/mt7601u/
A Dregs.h85 #define MT_INT_MASK_CSR 0x0204 macro

Completed in 48 milliseconds