Searched refs:MX6QDL_PAD_ENET_TXD0__GPIO1_IO30 (Results 1 – 19 of 19) sorted by relevance
21 MX6QDL_PAD_ENET_TXD0__GPIO1_IO30 0x80000000 /* WL_WAKE */
21 MX6QDL_PAD_ENET_TXD0__GPIO1_IO30 0x80000000 /* WL_WAKE (unused) */
376 MX6QDL_PAD_ENET_TXD0__GPIO1_IO30 0x1b0b0
308 MX6QDL_PAD_ENET_TXD0__GPIO1_IO30 0x80000000 /* Green LED */
411 MX6QDL_PAD_ENET_TXD0__GPIO1_IO30 0x1b0b0
534 MX6QDL_PAD_ENET_TXD0__GPIO1_IO30 0x10880
422 MX6QDL_PAD_ENET_TXD0__GPIO1_IO30 0x1b0b0
565 #define MX6QDL_PAD_ENET_TXD0__GPIO1_IO30 0x1f0 0x504 0x000 0x5 0x0 macro
492 MX6QDL_PAD_ENET_TXD0__GPIO1_IO30 0x1b0b0 /* PHY Reset */
472 MX6QDL_PAD_ENET_TXD0__GPIO1_IO30 0x1b0b0
683 #define MX6QDL_PAD_ENET_TXD0__GPIO1_IO30 0x204 0x5d4 0x000 0x5 0x0 macro
607 MX6QDL_PAD_ENET_TXD0__GPIO1_IO30 0x1b0b0 /* PHY Reset */
482 MX6QDL_PAD_ENET_TXD0__GPIO1_IO30 0x1b0b0
817 MX6QDL_PAD_ENET_TXD0__GPIO1_IO30 0x10880
633 MX6QDL_PAD_ENET_TXD0__GPIO1_IO30 0x4001b0b0 /* PHY_RST# */
526 MX6QDL_PAD_ENET_TXD0__GPIO1_IO30 0x1b0b0 /* SCL */
572 MX6QDL_PAD_ENET_TXD0__GPIO1_IO30 0x000b1
605 MX6QDL_PAD_ENET_TXD0__GPIO1_IO30 0x4001b0b0 /* PHY_RST# */
736 MX6QDL_PAD_ENET_TXD0__GPIO1_IO30 0x4001b0b0 /* PHY_RST# */
Completed in 32 milliseconds