Searched refs:MX6QDL_PAD_NANDF_D5__GPIO2_IO05 (Results 1 – 10 of 10) sorted by relevance
64 MX6QDL_PAD_NANDF_D5__GPIO2_IO05 0x000030b0 /* Backlight enable */
961 #define MX6QDL_PAD_NANDF_D5__GPIO2_IO05 0x310 0x6f8 0x000 0x5 0x0 macro
899 #define MX6QDL_PAD_NANDF_D5__GPIO2_IO05 0x298 0x680 0x000 0x5 0x0 macro
500 MX6QDL_PAD_NANDF_D5__GPIO2_IO05 0x1b0b0
418 MX6QDL_PAD_NANDF_D5__GPIO2_IO05 0x0b0b1
653 MX6QDL_PAD_NANDF_D5__GPIO2_IO05 0x1b0b0
567 MX6QDL_PAD_NANDF_D5__GPIO2_IO05 0x1b0b1
587 MX6QDL_PAD_NANDF_D5__GPIO2_IO05 0x000b0
474 MX6QDL_PAD_NANDF_D5__GPIO2_IO05 0x130b0
688 MX6QDL_PAD_NANDF_D5__GPIO2_IO05 0x4001b0b0 /* EMMY_CFG2# */
Completed in 25 milliseconds