Home
last modified time | relevance | path

Searched refs:OSC (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/clk/loongson1/
A Dclk-loongson1c.c13 #define OSC (24 * 1000000) macro
25 rate *= OSC; in ls1x_pll_recalc_rate()
46 hw = clk_hw_register_fixed_rate(NULL, "osc_clk", NULL, 0, OSC); in ls1x_clk_init()
A Dclk-loongson1b.c14 #define OSC (33 * 1000000) macro
26 rate *= OSC; in ls1x_pll_recalc_rate()
44 hw = clk_hw_register_fixed_rate(NULL, "osc_clk", NULL, 0, OSC); in ls1x_clk_init()
/linux/drivers/clk/versatile/
A DKconfig23 tristate "Clock driver for Versatile Express OSC clock generators"
/linux/arch/alpha/kernel/
A Dsmc37c93x.c54 #define OSC 0x24 macro
/linux/Documentation/devicetree/bindings/pci/
A Drockchip-pcie-host.txt57 using 24MHz OSC for RC's PHY.
/linux/drivers/clk/nxp/
A Dclk-lpc32xx.c202 LPC32XX_CLK_DEFINE(OSC, "osc", CLK_IGNORE_UNUSED, LPC32XX_CLK_XTAL),
1226 LPC32XX_DEFINE_GATE(OSC, OSC_CTRL, 0, CLK_GATE_SET_TO_DISABLE),
/linux/drivers/pinctrl/tegra/
A Dpinctrl-tegra20.c2054 MUX_PG(cdev1, OSC, PLLA_OUT, PLLM_OUT1, AUDIO_SYNC, 0x14, 4, 0x88, 2, 0xa8, 0),
2055 MUX_PG(cdev2, OSC, AHB_CLK, APB_CLK, PLLP_OUT4, 0x14, 5, 0x88, 4, 0xa8, 2),
/linux/arch/arm/boot/dts/
A Dsun8i-a83t.dtsi176 * This is called "internal OSC" in some places.

Completed in 19 milliseconds