Home
last modified time | relevance | path

Searched refs:PCC0 (Results 1 – 3 of 3) sorted by relevance

/linux/arch/sh/kernel/cpu/sh3/
A Dsetup-sh770x.c30 LCDC, PCC0, PCC1, enumerator
63 INTC_VECT(PCC0, 0x9c0), INTC_VECT(PCC1, 0x9e0),
83 { 0xa400001c, 0, 16, 4, /* IPRF */ { 0, LCDC, PCC0, PCC1, } },
/linux/Documentation/devicetree/bindings/clock/
A Dimx7ulp-scg-clock.yaml23 M4 clock management consists of SCG0, PCC0, PCC1, and CMC0 modules.
A Dimx7ulp-pcc-clock.yaml23 M4 clock management consists of SCG0, PCC0, PCC1, and CMC0 modules.

Completed in 4 milliseconds