Home
last modified time | relevance | path

Searched refs:PCLK_GPIO1 (Results 1 – 25 of 33) sorted by relevance

12

/linux/include/dt-bindings/clock/
A Drk3036-cru.h61 #define PCLK_GPIO1 321 macro
A Drk3188-cru-common.h94 #define PCLK_GPIO1 342 macro
A Drk3128-cru.h94 #define PCLK_GPIO1 321 macro
A Drk3228-cru.h94 #define PCLK_GPIO1 321 macro
A Drv1108-cru.h107 #define PCLK_GPIO1 256 macro
A Dpx30-cru.h171 #define PCLK_GPIO1 348 macro
A Drk3288-cru.h113 #define PCLK_GPIO1 321 macro
A Drk3308-cru.h195 #define PCLK_GPIO1 216 macro
A Drk3328-cru.h132 #define PCLK_GPIO1 201 macro
A Drk3368-cru.h108 #define PCLK_GPIO1 321 macro
A Drk3568-cru.h418 #define PCLK_GPIO1 355 macro
/linux/drivers/clk/rockchip/
A Dclk-rk3036.c424 GATE(PCLK_GPIO1, "pclk_gpio1", "pclk_peri", 0, RK2928_CLKGATE_CON(8), 10, GFLAGS),
A Dclk-rk3128.c521 GATE(PCLK_GPIO1, "pclk_gpio1", "pclk_peri", 0, RK2928_CLKGATE_CON(8), 10, GFLAGS),
A Dclk-rk3228.c610 GATE(PCLK_GPIO1, "pclk_gpio1", "pclk_cpu", 0, RK2928_CLKGATE_CON(9), 9, GFLAGS),
A Dclk-rk3188.c499 GATE(PCLK_GPIO1, "pclk_gpio1", "pclk_cpu", 0, RK2928_CLKGATE_CON(8), 10, GFLAGS),
A Dclk-rk3328.c780 GATE(PCLK_GPIO1, "pclk_gpio1", "pclk_bus", 0, RK3328_CLKGATE_CON(16), 8, GFLAGS),
A Dclk-rv1108.c634 GATE(PCLK_GPIO1, "pclk_gpio1", "pclk_bus_pre", 0,
A Dclk-rk3368.c814 GATE(PCLK_GPIO1, "pclk_gpio1", "pclk_pd_alive", 0, RK3368_CLKGATE_CON(22), 1, GFLAGS),
A Dclk-rk3288.c764 GATE(PCLK_GPIO1, "pclk_gpio1", "pclk_pd_alive", 0, RK3288_CLKGATE_CON(14), 1, GFLAGS),
A Dclk-px30.c865 GATE(PCLK_GPIO1, "pclk_gpio1", "pclk_bus_pre", 0, PX30_CLKGATE_CON(15), 8, GFLAGS),
A Dclk-rk3308.c883 GATE(PCLK_GPIO1, "pclk_gpio1", "pclk_bus", 0, RK3308_CLKGATE_CON(6), 13, GFLAGS),
/linux/arch/arm/boot/dts/
A Drk3188.dtsi243 clocks = <&cru PCLK_GPIO1>;
A Drk3066a.dtsi292 clocks = <&cru PCLK_GPIO1>;
A Drk3036.dtsi595 clocks = <&cru PCLK_GPIO1>;
A Drv1108.dtsi620 clocks = <&cru PCLK_GPIO1>;

Completed in 54 milliseconds

12