Home
last modified time | relevance | path

Searched refs:PCLK_PWM1 (Results 1 – 12 of 12) sorted by relevance

/linux/include/dt-bindings/clock/
A Drk3308-cru.h210 #define PCLK_PWM1 231 macro
A Drk3368-cru.h135 #define PCLK_PWM1 351 macro
A Dpx30-cru.h163 #define PCLK_PWM1 340 macro
A Drk3568-cru.h408 #define PCLK_PWM1 345 macro
/linux/arch/arm64/boot/dts/rockchip/
A Drk356x.dtsi951 clocks = <&cru CLK_PWM1>, <&cru PCLK_PWM1>;
962 clocks = <&cru CLK_PWM1>, <&cru PCLK_PWM1>;
973 clocks = <&cru CLK_PWM1>, <&cru PCLK_PWM1>;
984 clocks = <&cru CLK_PWM1>, <&cru PCLK_PWM1>;
A Drk3368.dtsi561 clocks = <&cru PCLK_PWM1>;
571 clocks = <&cru PCLK_PWM1>;
579 clocks = <&cru PCLK_PWM1>;
589 clocks = <&cru PCLK_PWM1>;
A Drk3308.dtsi447 clocks = <&cru SCLK_PWM1>, <&cru PCLK_PWM1>;
458 clocks = <&cru SCLK_PWM1>, <&cru PCLK_PWM1>;
469 clocks = <&cru SCLK_PWM1>, <&cru PCLK_PWM1>;
480 clocks = <&cru SCLK_PWM1>, <&cru PCLK_PWM1>;
A Dpx30.dtsi665 clocks = <&cru SCLK_PWM1>, <&cru PCLK_PWM1>;
676 clocks = <&cru SCLK_PWM1>, <&cru PCLK_PWM1>;
687 clocks = <&cru SCLK_PWM1>, <&cru PCLK_PWM1>;
698 clocks = <&cru SCLK_PWM1>, <&cru PCLK_PWM1>;
/linux/drivers/clk/rockchip/
A Dclk-rk3368.c706 GATE(PCLK_PWM1, "pclk_pwm1", "pclk_bus", 0, RK3368_CLKGATE_CON(13), 6, GFLAGS),
A Dclk-px30.c857 GATE(PCLK_PWM1, "pclk_pwm1", "pclk_bus_pre", 0, PX30_CLKGATE_CON(15), 0, GFLAGS),
A Dclk-rk3308.c898 GATE(PCLK_PWM1, "pclk_pwm1", "pclk_bus", CLK_IGNORE_UNUSED, RK3308_CLKGATE_CON(7), 12, GFLAGS),
A Dclk-rk3568.c1358 GATE(PCLK_PWM1, "pclk_pwm1", "pclk_bus", 0, RK3568_CLKGATE_CON(31), 10, GFLAGS),

Completed in 35 milliseconds