Home
last modified time | relevance | path

Searched refs:PCLK_SPI2 (Results 1 – 16 of 16) sorted by relevance

/linux/include/dt-bindings/clock/
A Dexynos7-clk.h106 #define PCLK_SPI2 14 macro
A Drk3288-cru.h132 #define PCLK_SPI2 340 macro
A Drk3308-cru.h188 #define PCLK_SPI2 209 macro
A Drk3368-cru.h124 #define PCLK_SPI2 340 macro
A Drk3399-cru.h244 #define PCLK_SPI2 349 macro
A Drk3568-cru.h404 #define PCLK_SPI2 341 macro
/linux/drivers/clk/rockchip/
A Dclk-rk3368.c800 GATE(PCLK_SPI2, "pclk_spi2", "pclk_peri", 0, RK3368_CLKGATE_CON(19), 6, GFLAGS),
A Dclk-rk3288.c737 GATE(PCLK_SPI2, "pclk_spi2", "pclk_peri", 0, RK3288_CLKGATE_CON(6), 6, GFLAGS),
A Dclk-rk3308.c877 GATE(PCLK_SPI2, "pclk_spi2", "pclk_bus", 0, RK3308_CLKGATE_CON(6), 6, GFLAGS),
A Dclk-rk3399.c1048 GATE(PCLK_SPI2, "pclk_spi2", "pclk_perilp1", 0, RK3399_CLKGATE_CON(23), 12, GFLAGS),
A Dclk-rk3568.c1349 GATE(PCLK_SPI2, "pclk_spi2", "pclk_bus", 0,
/linux/drivers/clk/samsung/
A Dclk-exynos7.c765 GATE(PCLK_SPI2, "pclk_spi2", "mout_aclk_peric1_66_user",
/linux/arch/arm64/boot/dts/rockchip/
A Drk3368.dtsi262 clocks = <&cru SCLK_SPI2>, <&cru PCLK_SPI2>;
A Drk3308.dtsi391 clocks = <&cru SCLK_SPI2>, <&cru PCLK_SPI2>;
A Drk3399.dtsi751 clocks = <&cru SCLK_SPI2>, <&cru PCLK_SPI2>;
/linux/arch/arm/boot/dts/
A Drk3288.dtsi308 clocks = <&cru SCLK_SPI2>, <&cru PCLK_SPI2>;

Completed in 44 milliseconds