| /linux/arch/arm/boot/dts/ |
| A D | s3c2416.dtsi | 43 clocks = <&clocks PCLK_UART3>, <&clocks PCLK_UART3>,
|
| A D | s3c64xx.dtsi | 159 clocks = <&clocks PCLK_UART3>, <&clocks PCLK_UART3>,
|
| A D | rk3xxx.dtsi | 430 clocks = <&cru SCLK_UART3>, <&cru PCLK_UART3>;
|
| /linux/drivers/clk/samsung/ |
| A D | clk-s3c2443.c | 139 GATE(PCLK_UART3, "uart3", "pclk", PCLKCON, 3, 0, 0),
155 ALIAS(PCLK_UART3, "s3c2440-uart.3", "uart"),
159 ALIAS(PCLK_UART3, "s3c2440-uart.3", "clk_uart_baud2"),
|
| A D | clk-s3c64xx.c | 241 GATE_BUS(PCLK_UART3, "pclk_uart3", "pclk", PCLK_GATE, 4),
346 ALIAS(PCLK_UART3, "s3c6400-uart.3", "uart"),
|
| A D | clk-exynos7.c | 759 GATE(PCLK_UART3, "pclk_uart3", "mout_aclk_peric1_66_user",
|
| /linux/include/dt-bindings/clock/ |
| A D | s3c2443.h | 71 #define PCLK_UART3 75 macro
|
| A D | samsung,s3c64xx-clock.h | 85 #define PCLK_UART3 70 macro
|
| A D | exynos7-clk.h | 95 #define PCLK_UART3 3 macro
|
| A D | rk3188-cru-common.h | 87 #define PCLK_UART3 335 macro
|
| A D | rk3308-cru.h | 179 #define PCLK_UART3 200 macro
|
| A D | rk3368-cru.h | 128 #define PCLK_UART3 344 macro
|
| A D | px30-cru.h | 154 #define PCLK_UART3 331 macro
|
| A D | rk3288-cru.h | 136 #define PCLK_UART3 344 macro
|
| A D | rk3399-cru.h | 250 #define PCLK_UART3 355 macro
|
| A D | rk3568-cru.h | 355 #define PCLK_UART3 292 macro
|
| /linux/drivers/clk/rockchip/ |
| A D | clk-rk3188.c | 523 GATE(PCLK_UART3, "pclk_uart3", "pclk_peri", 0, RK2928_CLKGATE_CON(8), 3, GFLAGS),
|
| A D | clk-rk3368.c | 797 GATE(PCLK_UART3, "pclk_uart3", "pclk_peri", 0, RK3368_CLKGATE_CON(19), 9, GFLAGS),
|
| A D | clk-rk3288.c | 742 GATE(PCLK_UART3, "pclk_uart3", "pclk_peri", 0, RK3288_CLKGATE_CON(6), 11, GFLAGS),
|
| A D | clk-px30.c | 848 GATE(PCLK_UART3, "pclk_uart3", "pclk_bus_pre", 0, PX30_CLKGATE_CON(14), 7, GFLAGS),
|
| A D | clk-rk3308.c | 868 GATE(PCLK_UART3, "pclk_uart3", "pclk_bus", 0, RK3308_CLKGATE_CON(5), 13, GFLAGS),
|
| A D | clk-rk3399.c | 1034 GATE(PCLK_UART3, "pclk_uart3", "pclk_perilp1", 0, RK3399_CLKGATE_CON(22), 3, GFLAGS),
|
| A D | clk-rk3568.c | 1217 GATE(PCLK_UART3, "pclk_uart3", "pclk_bus", 0,
|
| /linux/arch/arm64/boot/dts/exynos/ |
| A D | exynos7.dtsi | 297 clocks = <&clock_peric1 PCLK_UART3>,
|
| /linux/arch/arm64/boot/dts/rockchip/ |
| A D | rk356x.dtsi | 777 clocks = <&cru SCLK_UART3>, <&cru PCLK_UART3>;
|