Home
last modified time | relevance | path

Searched refs:PHYPLLG_PIXCLK_RESYNC_CNTL__PHYPLLG_PIXCLK_ENABLE_MASK (Results 1 – 3 of 3) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dcn31/
A Ddcn31_resource.h80 #define PHYPLLG_PIXCLK_RESYNC_CNTL__PHYPLLG_PIXCLK_ENABLE_MASK 0x00000100L macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
A Ddcn_1_0_sh_mask.h1940 #define PHYPLLG_PIXCLK_RESYNC_CNTL__PHYPLLG_PIXCLK_ENABLE_MASK macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
A Ddce_12_0_sh_mask.h2521 #define PHYPLLG_PIXCLK_RESYNC_CNTL__PHYPLLG_PIXCLK_ENABLE_MASK macro

Completed in 862 milliseconds