Searched refs:PIXCLK_RESYNC_CNTL (Results 1 – 2 of 2) sorted by relevance
| /linux/drivers/gpu/drm/amd/display/dc/dce/ |
| A D | dce_clock_source.h | 42 SRI(PIXCLK_RESYNC_CNTL, PHYPLL, id)
59 SRI(PIXCLK_RESYNC_CNTL, PHYPLL, pllid),\
80 SRI(PIXCLK_RESYNC_CNTL, PHYPLL, pllid),\
89 SRI(PIXCLK_RESYNC_CNTL, PHYPLL, pllid),\
105 SRI(PIXCLK_RESYNC_CNTL, PHYPLL, pllid),\
120 SRI(PIXCLK_RESYNC_CNTL, PHYPLL, pllid),\
137 SRI(PIXCLK_RESYNC_CNTL, PHYPLL, pllid),\
155 SRI(PIXCLK_RESYNC_CNTL, PHYPLL, pllid),\
173 SRI(PIXCLK_RESYNC_CNTL, PHYPLL, pllid),\
216 uint32_t PIXCLK_RESYNC_CNTL; member
|
| A D | dce_clock_source.c | 831 REG_UPDATE_2(PIXCLK_RESYNC_CNTL, in dce112_program_pixel_clk_resync()
835 REG_UPDATE(PIXCLK_RESYNC_CNTL, in dce112_program_pixel_clk_resync()
|
Completed in 8 milliseconds