Home
last modified time | relevance | path

Searched refs:PLLX_BASE (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/clk/tegra/
A Dclk-tegra20.c56 #define PLLX_BASE 0xe0 macro
387 .base_reg = PLLX_BASE,
949 readl(clk_base + PLLX_BASE); in tegra20_cpu_clock_suspend()
974 base = readl_relaxed(clk_base + PLLX_BASE); in tegra20_cpu_clock_resume()
982 clk_base + PLLX_BASE); in tegra20_cpu_clock_resume()
A Dclk-tegra-super-gen4.c17 #define PLLX_BASE 0xe0 macro
A Dclk-tegra114.c61 #define PLLX_BASE 0xe0 macro
501 .base_reg = PLLX_BASE,
A Dclk-tegra30.c61 #define PLLX_BASE 0xe0 macro
494 .base_reg = PLLX_BASE,
A Dclk-tegra124.c54 #define PLLX_BASE 0xe0 macro
188 .base_reg = PLLX_BASE,
A Dclk-tegra210.c78 #define PLLX_BASE 0xe0 macro
1660 .base_reg = PLLX_BASE,

Completed in 20 milliseconds