| /linux/include/dt-bindings/clock/ |
| A D | rk3188-cru-common.h | 13 #define PLL_CPLL 3 macro
|
| A D | rk3128-cru.h | 13 #define PLL_CPLL 3 macro
|
| A D | rk3228-cru.h | 13 #define PLL_CPLL 3 macro
|
| A D | rk3328-cru.h | 13 #define PLL_CPLL 3 macro
|
| A D | rk3368-cru.h | 13 #define PLL_CPLL 4 macro
|
| A D | px30-cru.h | 9 #define PLL_CPLL 3 macro
|
| A D | rk3288-cru.h | 13 #define PLL_CPLL 3 macro
|
| A D | rk3399-cru.h | 14 #define PLL_CPLL 4 macro
|
| A D | rk3568-cru.h | 72 #define PLL_CPLL 3 macro
|
| /linux/drivers/clk/rockchip/ |
| A D | clk-rk3188.c | 220 [cpll] = PLL(pll_rk3066, PLL_CPLL, "cpll", mux_pll_p, 0, RK2928_PLL_CON(8),
231 [cpll] = PLL(pll_rk3066, PLL_CPLL, "cpll", mux_pll_p, 0, RK2928_PLL_CON(8),
|
| A D | clk-rk3128.c | 163 [cpll] = PLL(pll_rk3036, PLL_CPLL, "cpll", mux_pll_p, 0, RK2928_PLL_CON(8),
|
| A D | clk-rk3228.c | 173 [cpll] = PLL(pll_rk3036, PLL_CPLL, "cpll", mux_pll_p, 0, RK2928_PLL_CON(6),
|
| A D | clk-rk3328.c | 221 [cpll] = PLL(pll_rk3328, PLL_CPLL, "cpll", mux_pll_p,
|
| A D | clk-rk3368.c | 136 [cpll] = PLL(pll_rk3066, PLL_CPLL, "cpll", mux_pll_p, 0, RK3368_PLL_CON(12),
|
| A D | clk-rk3288.c | 230 [cpll] = PLL(pll_rk3066, PLL_CPLL, "cpll", mux_pll_p, 0, RK3288_PLL_CON(8),
|
| A D | clk-px30.c | 191 [cpll] = PLL(pll_rk3328, PLL_CPLL, "cpll", mux_pll_p,
|
| A D | clk-rk3399.c | 225 [cpll] = PLL(pll_rk3399, PLL_CPLL, "cpll", mux_pll_p, 0, RK3399_PLL_CON(24),
|
| A D | clk-rk3568.c | 321 [cpll] = PLL(pll_rk3328, PLL_CPLL, "cpll", mux_pll_p,
|
| /linux/arch/arm64/boot/dts/rockchip/ |
| A D | rk3368-r88.dts | 216 assigned-clock-parents = <&cru PLL_CPLL>;
|
| A D | rk3326-odroid-go2.dts | 236 <&cru PLL_CPLL>;
|
| A D | rk3399-gru-scarlet.dtsi | 369 <&cru PLL_GPLL>, <&cru PLL_CPLL>,
|
| A D | rk3399-gru.dtsi | 353 <&cru PLL_GPLL>, <&cru PLL_CPLL>,
|
| /linux/arch/arm/boot/dts/ |
| A D | rk3188-bqedison2qc.dts | 226 assigned-clocks = <&cru PLL_GPLL>, <&cru PLL_CPLL>,
|
| A D | rk3066a.dtsi | 209 assigned-clocks = <&cru PLL_CPLL>, <&cru PLL_GPLL>,
|
| A D | rk322x.dtsi | 492 <&cru PLL_CPLL>, <&cru ACLK_PERI>,
|