Home
last modified time | relevance | path

Searched refs:RCR (Results 1 – 25 of 29) sorted by relevance

12

/linux/drivers/net/ethernet/smsc/
A Dsmc9194.h80 #define RCR 4 macro
207 #define SMC_DELAY() { inw( ioaddr + RCR );\
208 inw( ioaddr + RCR );\
209 inw( ioaddr + RCR ); }
A Dsmc9194.c324 outw( RCR_SOFTRESET, ioaddr + RCR ); in smc_reset()
331 outw( RCR_CLEAR, ioaddr + RCR ); in smc_reset()
364 outw( RCR_NORMAL, ioaddr + RCR ); in smc_enable()
393 outb( RCR_CLEAR, ioaddr + RCR ); in smc_shutdown()
1456 outw( inw(ioaddr + RCR ) | RCR_PROMISC, ioaddr + RCR ); in smc_set_multicast_list()
1468 outw( inw(ioaddr + RCR ) | RCR_ALMUL, ioaddr + RCR ); in smc_set_multicast_list()
1477 outw( inw( ioaddr + RCR ) & ~(RCR_PROMISC | RCR_ALMUL), in smc_set_multicast_list()
1478 ioaddr + RCR ); in smc_set_multicast_list()
1484 outw( inw( ioaddr + RCR ) & ~(RCR_PROMISC | RCR_ALMUL), in smc_set_multicast_list()
1485 ioaddr + RCR ); in smc_set_multicast_list()
A Dsmc91c92_cs.c225 #define RCR 4 macro
1100 mask_bits(0xff00, ioaddr + RCR); in smc_close()
1579 outw(rx_cfg_setting, ioaddr + RCR); in set_rx_mode()
1651 outw(RCR_SOFTRESET, ioaddr + RCR); in smc_reset()
1655 outw(RCR_CLEAR, ioaddr + RCR); in smc_reset()
/linux/drivers/staging/rtl8712/
A Dhal_init.c334 r8712_read32(padapter, RCR)); in rtl8712_hal_init()
335 val32 = r8712_read32(padapter, RCR); in rtl8712_hal_init()
336 r8712_write32(padapter, RCR, (val32 | BIT(26))); /* Enable RX TCP in rtl8712_hal_init()
340 r8712_read32(padapter, RCR)); in rtl8712_hal_init()
341 val32 = r8712_read32(padapter, RCR); in rtl8712_hal_init()
342 r8712_write32(padapter, RCR, (val32 | BIT(25))); /* Append PHY status */ in rtl8712_hal_init()
A Drtl8712_cmdctrl_regdef.h13 #define RCR (RTL8712_CMDCTRL_ + 0x0008) macro
A Drtl871x_mp_ioctl.c272 r8712_write8(Adapter, RCR, 0); /* RCR : disable all pkt, 0x10250048 */ in oid_rt_pro_start_test_hdl()
274 r8712_write8(Adapter, RCR + 2, 0x57); in oid_rt_pro_start_test_hdl()
825 rcr_val32 = r8712_read32(Adapter, RCR);/*RCR = 0x10250048*/ in oid_rt_set_rx_packet_type_hdl()
849 r8712_write32(Adapter, RCR, rcr_val32); in oid_rt_set_rx_packet_type_hdl()
/linux/sound/soc/dwc/
A Dlocal.h39 #define RCR(x) (0x40 * x + 0x030) macro
A Ddwc-i2s.c226 i2s_write_reg(dev->i2s_base, RCR(ch_reg), in dw_i2s_config()
/linux/sound/soc/intel/keembay/
A Dkmb_platform.h38 #define RCR(x) (0x40 * (x) + 0x030) macro
A Dkmb_platform.c568 kmb_i2s->i2s_base + RCR(ch_reg)); in kmb_i2s_config()
/linux/drivers/rtc/
A Drtc-r9701.c38 #define RCR 0x0f /* RTC Control Register */ macro
/linux/drivers/tty/
A Dsynclink_gt.c371 #define RCR 0x86 /* rx control */ macro
2638 wr_reg16(info, RCR, rd_reg16(info, RCR) | BIT3); in rx_enable()
3874 val = rd_reg16(info, RCR) & ~BIT1; /* clear enable bit */ in rx_stop()
3875 wr_reg16(info, RCR, (unsigned short)(val | BIT2)); /* set reset bit */ in rx_stop()
3876 wr_reg16(info, RCR, val); /* clear reset bit */ in rx_stop()
3899 val = rd_reg16(info, RCR) & ~BIT1; /* clear enable bit */ in rx_start()
3901 wr_reg16(info, RCR, val); /* clear reset bit */ in rx_start()
3932 wr_reg16(info, RCR, (unsigned short)(rd_reg16(info, RCR) | BIT1)); in rx_start()
4109 wr_reg16(info, RCR, val); in async_mode()
4297 wr_reg16(info, RCR, val); in sync_mode()
[all …]
/linux/drivers/staging/rtl8192u/
A Dr8192U_hw.h84 RCR = 0x044, // Receive Configuration Register enumerator
A Dr8192U_core.c756 read_nic_dword(dev, RCR, &rxconf); in rtl8192_set_rxconf()
789 write_nic_dword(dev, RCR, rxconf); in rtl8192_set_rxconf()
1713 read_nic_dword(dev, RCR, &reg); in rtl8192_link_change()
1718 write_nic_dword(dev, RCR, reg); in rtl8192_link_change()
2716 write_nic_dword(dev, RCR, priv->ReceiveConfig); in rtl8192_adapter_start()
/linux/drivers/net/wireless/realtek/rtlwifi/rtl8192se/
A Dfw.c289 tmpu4b = rtl_read_dword(rtlpriv, RCR); in _rtl92s_firmware_checkready()
290 rtl_write_dword(rtlpriv, RCR, (tmpu4b | RCR_APPFCS | in _rtl92s_firmware_checkready()
A Dhw.c285 rtl_write_dword(rtlpriv, RCR, ((u32 *) (val))[0]); in rtl92se_set_hw_reg()
765 rtl_write_dword(rtlpriv, RCR, rtlpci->receive_config); in _rtl92se_macconfig_after_fwdownload()
988 rtlpci->receive_config = rtl_read_dword(rtlpriv, RCR); in rtl92se_hw_init()
990 rtl_write_dword(rtlpriv, RCR, rtlpci->receive_config); in rtl92se_hw_init()
A Dreg.h37 #define RCR 0x0048 macro
/linux/drivers/net/usb/
A Drtl8150.c25 #define RCR 0x0130 macro
629 set_registers(dev, RCR, 1, &rcr); in enable_net_traffic()
672 async_set_registers(dev, RCR, sizeof(rx_creg), rx_creg); in rtl8150_set_multicast()
/linux/drivers/net/ethernet/microchip/
A Dencx24j600_hw.h66 #define RCR(addr) (RCRCODE | (addr & ADDR_MASK)) /* Read Control Register */ macro
/linux/drivers/staging/rtl8192e/rtl8192e/
A Dr8192E_dev.c129 RegRCR = rtl92e_readl(dev, RCR); in rtl92e_set_reg()
137 rtl92e_writel(dev, RCR, RegRCR); in rtl92e_set_reg()
766 rtl92e_writel(dev, RCR, priv->ReceiveConfig); in rtl92e_start_adapter()
991 reg = rtl92e_readl(dev, RCR); in rtl92e_link_change()
1000 rtl92e_writel(dev, RCR, reg); in rtl92e_link_change()
1015 rtl92e_writel(dev, RCR, priv->ReceiveConfig); in rtl92e_set_monitor_mode()
A Dr8192E_hw.h129 RCR = 0x044, enumerator
/linux/drivers/net/wan/
A Dhd64572.h105 #define RCR 0x156 /* Rx DMA Critical Request Reg */ macro
/linux/drivers/spi/
A Dspi-atmel.c871 spi_writel(as, RCR, len); in atmel_spi_pdc_next_xfer()
1357 spi_readl(as, TCR), spi_readl(as, RCR)); in atmel_spi_one_transfer()
1365 spi_writel(as, RCR, 0); in atmel_spi_one_transfer()
/linux/drivers/net/ethernet/renesas/
A Dravb.h77 RCR = 0x0090, enumerator
/linux/drivers/net/ethernet/via/
A Dvia-velocity.h970 volatile u8 RCR; member

Completed in 89 milliseconds

12