| /linux/drivers/gpu/drm/i915/gvt/ |
| A D | mmio_context.c | 49 {RCS0, HWSTAM, 0x0, false}, /* 0x2098 */
50 {RCS0, INSTPM, 0xffff, true}, /* 0x20c0 */
81 {RCS0, HWSTAM, 0x0, false}, /* 0x2098 */
120 {RCS0, TRVADR, 0, true}, /* 0x4df0 */
121 {RCS0, TRTTE, 0, true}, /* 0x4df4 */
122 {RCS0, _MMIO(0x4dfc), 0, true},
156 [RCS0] = 0xc800,
319 if (req->engine->id != RCS0) in intel_vgpu_restore_inhibit_context()
343 [RCS0] = 0x4260,
400 [RCS0] = 0xc800, in switch_mocs()
[all …]
|
| A D | scheduler.c | 99 if (workload->engine->id != RCS0) in sr_oa_regs()
163 if (workload->engine->id == RCS0) { in populate_shadow_context()
216 if (IS_BROADWELL(gvt->gt->i915) && workload->engine->id == RCS0) in populate_shadow_context()
503 if (workload->engine->id == RCS0 && in intel_gvt_scan_and_shadow_workload()
975 if (IS_BROADWELL(rq->engine->i915) && rq->engine->id == RCS0) in update_guest_context()
1701 if (engine->id == RCS0) { in intel_vgpu_create_workload()
|
| A D | execlist.c | 49 [RCS0] = RCS_AS_CONTEXT_SWITCH,
|
| A D | cmd_parser.c | 421 #define R_RCS BIT(RCS0)
593 [RCS0] = {
1047 if (IS_BROADWELL(s->engine->i915) && s->engine->id != RCS0) { in cmd_handler_lri()
1148 [RCS0] = {
|
| A D | handlers.c | 329 engine_mask |= BIT(RCS0); in gdrst_mmio_write()
2079 id = RCS0; in gvt_reg_tlb_control_handler()
|
| /linux/drivers/gpu/drm/i915/ |
| A D | i915_pci.c | 169 .platform_engine_mask = BIT(RCS0), \
189 .platform_engine_mask = BIT(RCS0), \
227 .platform_engine_mask = BIT(RCS0), \
318 .platform_engine_mask = BIT(RCS0), \
350 .platform_engine_mask = BIT(RCS0) | BIT(VCS0),
360 .platform_engine_mask = BIT(RCS0) | BIT(VCS0),
369 .platform_engine_mask = BIT(RCS0) | BIT(VCS0), \
889 BIT(RCS0) | BIT(BCS0) | BIT(VECS0) | BIT(VCS0),
907 BIT(RCS0) | BIT(BCS0) | BIT(VECS0) |
1020 BIT(RCS0) | BIT(BCS0) |
[all …]
|
| A D | i915_irq.c | 4072 intel_engine_cs_irq(dev_priv->gt.engine[RCS0], iir); in i8xx_irq_handler()
4180 intel_engine_cs_irq(dev_priv->gt.engine[RCS0], iir); in i915_irq_handler()
4325 intel_engine_cs_irq(dev_priv->gt.engine[RCS0], in i965_irq_handler()
|
| A D | i915_gpu_error.c | 1199 case RCS0: in engine_record_registers()
|
| /linux/drivers/gpu/drm/i915/selftests/ |
| A D | mock_gem_device.c | 201 i915->gt.engine[RCS0] = mock_engine(i915, "mock", RCS0); in mock_gem_device()
202 if (!i915->gt.engine[RCS0]) in mock_gem_device()
205 if (mock_engine_init(i915->gt.engine[RCS0])) in mock_gem_device()
|
| A D | i915_request.c | 213 ce = i915_gem_context_get_engine(ctx[0], RCS0); in igt_request_rewind()
227 ce = i915_gem_context_get_engine(ctx[1], RCS0); in igt_request_rewind()
|
| /linux/drivers/gpu/drm/i915/gt/ |
| A D | selftest_gt_pm.c | 108 if (GRAPHICS_VER(engine->i915) < 7 && engine->id != RCS0) in live_gt_clocks()
|
| A D | intel_engine_types.h | 104 RCS0 = 0, enumerator
|
| A D | intel_engine_user.c | 161 [RENDER_CLASS] = { RCS0, 1 }, in legacy_ring_idx()
|
| A D | intel_engine_cs.c | 54 [RCS0] = {
1235 if (engine->id != RCS0) in intel_engine_get_instdone()
1277 if (engine->id != RCS0) in intel_engine_get_instdone()
1289 if (engine->id == RCS0) in intel_engine_get_instdone()
|
| A D | intel_ring_submission.c | 85 case RCS0: in set_hwsp()
929 GEM_BUG_ON(engine->id != RCS0); in switch_context()
|
| A D | selftest_hangcheck.c | 1294 struct intel_engine_cs *engine = gt->engine[RCS0]; in igt_reset_wait()
1424 struct intel_engine_cs *engine = gt->engine[RCS0]; in __igt_reset_evict_vma()
1811 struct intel_engine_cs *engine = gt->engine[RCS0]; in igt_handle_error()
|
| A D | intel_mocs.c | 540 [RCS0] = __GEN9_RCS0_MOCS0, in mocs_offset()
|
| A D | intel_reset.c | 301 [RCS0] = GEN6_GRDOM_RENDER, in gen6_reset_engines()
496 [RCS0] = GEN11_GRDOM_RENDER, in gen11_reset_engines()
|
| A D | intel_execlists_submission.c | 3360 [RCS0] = GEN8_RCS_IRQ_SHIFT, in logical_ring_default_irqs()
|
| /linux/drivers/gpu/drm/i915/gem/ |
| A D | i915_gem_execbuffer.c | 2035 if (GRAPHICS_VER(rq->engine->i915) != 7 || rq->engine->id != RCS0) { in i915_reset_gen7_sol_offsets()
2303 [I915_EXEC_DEFAULT] = RCS0,
2304 [I915_EXEC_RENDER] = RCS0,
|
| /linux/drivers/gpu/drm/i915/display/ |
| A D | intel_overlay.c | 1385 engine = dev_priv->gt.engine[RCS0]; in intel_overlay_setup()
|