Searched refs:REG_GET_3 (Results 1 – 8 of 8) sorted by relevance
| /linux/drivers/gpu/drm/amd/display/dc/dcn20/ |
| A D | dcn20_hubp.c | 1188 REG_GET_3(DCN_SURF0_TTU_CNTL0, in hubp2_read_state_common()
1197 REG_GET_3(DCN_SURF1_TTU_CNTL0, in hubp2_read_state_common()
1230 REG_GET_3(DCHUBP_CNTL, in hubp2_read_state_common()
1529 REG_GET_3(DCN_SURF0_TTU_CNTL0, in hubp2_validate_dml_output()
1533 REG_GET_3(DCN_SURF1_TTU_CNTL0, in hubp2_validate_dml_output()
1537 REG_GET_3(DCN_CUR0_TTU_CNTL0, in hubp2_validate_dml_output()
|
| A D | dcn20_optc.c | 268 REG_GET_3(OPTC_DATA_SOURCE_SELECT, in optc2_get_optc_source()
|
| A D | dcn20_mpc.c | 492 REG_GET_3(MPCC_STATUS[mpcc_id], in mpc2_assert_mpcc_idle_before_connect()
|
| /linux/drivers/gpu/drm/amd/display/dc/gpio/ |
| A D | hw_ddc.c | 87 regval = REG_GET_3(gpio.MASK_reg, in set_config()
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn21/ |
| A D | dcn21_hubp.c | 489 REG_GET_3(DCN_SURF0_TTU_CNTL0, in hubp21_validate_dml_output()
493 REG_GET_3(DCN_SURF1_TTU_CNTL0, in hubp21_validate_dml_output()
497 REG_GET_3(DCN_CUR0_TTU_CNTL0, in hubp21_validate_dml_output()
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn10/ |
| A D | dcn10_hubp.c | 1001 REG_GET_3(DCN_SURF0_TTU_CNTL0, in hubp1_read_state_common()
1010 REG_GET_3(DCN_SURF1_TTU_CNTL0, in hubp1_read_state_common()
1043 REG_GET_3(DCHUBP_CNTL, in hubp1_read_state_common()
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn31/ |
| A D | dcn31_hpo_dp_stream_encoder.c | 685 REG_GET_3(DP_SYM32_ENC_VID_PIXEL_FORMAT, in dcn31_hpo_dp_stream_enc_read_state()
|
| /linux/drivers/gpu/drm/amd/display/dc/inc/ |
| A D | reg_helper.h | 165 #define REG_GET_3(reg_name, f1, v1, f2, v2, f3, v3) \ macro
|
Completed in 20 milliseconds