Home
last modified time | relevance | path

Searched refs:REG_WR (Results 1 – 22 of 22) sorted by relevance

/linux/drivers/net/ethernet/broadcom/bnx2x/
A Dbnx2x_init_ops.h57 REG_WR(bp, addr + i*4, data[i]); in bnx2x_init_str_wr()
265 REG_WR(bp, addr, op->write.val); in bnx2x_init_block()
498 REG_WR(bp, read_arb_addr[i].add, in bnx2x_init_pxp_arb()
500 REG_WR(bp, read_arb_addr[i].ubound, in bnx2x_init_pxp_arb()
508 REG_WR(bp, write_arb_addr[i].l, in bnx2x_init_pxp_arb()
511 REG_WR(bp, write_arb_addr[i].add, in bnx2x_init_pxp_arb()
519 REG_WR(bp, write_arb_addr[i].l, in bnx2x_init_pxp_arb()
523 REG_WR(bp, write_arb_addr[i].add, in bnx2x_init_pxp_arb()
573 REG_WR(bp, PXP2_REG_WR_HC_MPS, val); in bnx2x_init_pxp_arb()
578 REG_WR(bp, PXP2_REG_WR_QM_MPS, val); in bnx2x_init_pxp_arb()
[all …]
A Dbnx2x_main.c874 REG_WR(bp, addr, val); in bnx2x_hc_int_disable()
1420 REG_WR(bp, comp_addr, 0); in bnx2x_send_final_clnup()
1585 REG_WR(bp, addr, val); in bnx2x_hc_int_enable()
1598 REG_WR(bp, addr, val); in bnx2x_hc_int_enable()
7081 REG_WR(bp, in bnx2x_init_hw_common()
7654 REG_WR(bp, reg, in bnx2x_init_hw_port()
7659 REG_WR(bp, reg, in bnx2x_init_hw_port()
7967 REG_WR(bp, addr, val); in bnx2x_init_hw_func()
8178 REG_WR(bp, addr, 0); in bnx2x_init_hw_func()
9505 REG_WR(bp, addr, val); in bnx2x_disable_close_the_gate()
[all …]
A Dbnx2x_link.c225 REG_WR(bp, reg, val); in bnx2x_bits_en()
234 REG_WR(bp, reg, val); in bnx2x_bits_dis()
262 REG_WR(bp, params->lfa_base + in bnx2x_check_lfa()
6784 REG_WR(bp, addr, val); in bnx2x_chng_link_count()
12846 REG_WR(bp, GRCBASE_MISC + in bnx2x_avoid_link_flap()
12850 REG_WR(bp, GRCBASE_MISC + in bnx2x_avoid_link_flap()
12874 REG_WR(bp, params->lfa_base + in bnx2x_avoid_link_flap()
12897 REG_WR(bp, params->lfa_base + in bnx2x_cannot_avoid_link_flap()
12901 REG_WR(bp, params->lfa_base + in bnx2x_cannot_avoid_link_flap()
12905 REG_WR(bp, params->lfa_base + in bnx2x_cannot_avoid_link_flap()
[all …]
A Dbnx2x_init.h233 REG_WR(bp, BNX2X_Q_VOQ_REG_ADDR(pf_q_num), new_cos); in bnx2x_map_q_cos()
238 REG_WR(bp, reg_addr, reg_bit_map & (~q_bit_map)); in bnx2x_map_q_cos()
243 REG_WR(bp, reg_addr, reg_bit_map | q_bit_map); in bnx2x_map_q_cos()
255 REG_WR(bp, reg_addr, reg_bit_map); in bnx2x_map_q_cos()
688 REG_WR(bp, mcp_attn_ctl_regs[i].addr, reg_val); in bnx2x_set_mcp_parity()
712 REG_WR(bp, bnx2x_blocks_parity_data[i].mask_addr, in bnx2x_disable_blocks_parity()
735 REG_WR(bp, XSEM_REG_FAST_MEMORY + SEM_FAST_REG_PARITY_RST, 0x1); in bnx2x_clear_blocks_parity()
736 REG_WR(bp, TSEM_REG_FAST_MEMORY + SEM_FAST_REG_PARITY_RST, 0x1); in bnx2x_clear_blocks_parity()
737 REG_WR(bp, USEM_REG_FAST_MEMORY + SEM_FAST_REG_PARITY_RST, 0x1); in bnx2x_clear_blocks_parity()
766 REG_WR(bp, MISC_REG_AEU_CLR_LATCH_SIGNAL, 0x780); in bnx2x_clear_blocks_parity()
[all …]
A Dbnx2x_sriov.c107 REG_WR(bp, igu_addr_ctl, ctl); in bnx2x_vf_igu_ack_sb()
725 REG_WR(bp, IGU_REG_SB_MASK_LSB, 0); in bnx2x_vf_igu_reset()
726 REG_WR(bp, IGU_REG_SB_MASK_MSB, 0); in bnx2x_vf_igu_reset()
727 REG_WR(bp, IGU_REG_PBA_STATUS_LSB, 0); in bnx2x_vf_igu_reset()
728 REG_WR(bp, IGU_REG_PBA_STATUS_MSB, 0); in bnx2x_vf_igu_reset()
783 REG_WR(bp, PBF_REG_DISABLE_VF, 0); in bnx2x_vf_enable_traffic()
987 REG_WR(bp, DORQ_REG_VF_NORM_VF_BASE, 0); in bnx2x_iov_init_dq()
1007 REG_WR(bp, DORQ_REG_VF_TYPE_MASK_0, 1); in bnx2x_iov_init_dq()
1008 REG_WR(bp, DORQ_REG_VF_TYPE_VALUE_0, 0); in bnx2x_iov_init_dq()
1948 REG_WR(bp, reg, val); in bnx2x_vf_qtbl_set_q()
[all …]
A Dbnx2x_cmn.h650 REG_WR(bp, igu_addr, cmd_data.sb_id_and_flags); in bnx2x_igu_ack_sb_gen()
670 REG_WR(bp, hc_addr, (*(u32 *)&igu_ack)); in bnx2x_hc_ack_sb()
942 REG_WR(bp, PRS_REG_VLAN_TYPE_0, ETH_P_8021AD); in bnx2x_func_start()
943 REG_WR(bp, PBF_REG_VLAN_TYPE_0, ETH_P_8021AD); in bnx2x_func_start()
944 REG_WR(bp, NIG_REG_LLH_E1HOV_TYPE_1, ETH_P_8021AD); in bnx2x_func_start()
1224 REG_WR(bp, addr + (i * 4), data[i]); in __storm_memset_struct()
1335 REG_WR(bp, MISC_REG_AEU_GENERAL_ATTN_0 + in bnx2x_link_sync_notify()
A Dbnx2x_ethtool.c871 REG_WR(bp, write_addr[j], page_addr[i]); in bnx2x_read_pages_regs()
1266 REG_WR(bp, MCP_REG_MCPR_NVM_SW_ARB, in bnx2x_acquire_nvram_lock()
1299 REG_WR(bp, MCP_REG_MCPR_NVM_SW_ARB, in bnx2x_release_nvram_lock()
1328 REG_WR(bp, MCP_REG_MCPR_NVM_ACCESS_ENABLE, in bnx2x_enable_nvram_access()
1340 REG_WR(bp, MCP_REG_MCPR_NVM_ACCESS_ENABLE, in bnx2x_disable_nvram_access()
1358 REG_WR(bp, MCP_REG_MCPR_NVM_ADDR, in bnx2x_nvram_read_dword()
1362 REG_WR(bp, MCP_REG_MCPR_NVM_COMMAND, cmd_flags); in bnx2x_nvram_read_dword()
1631 REG_WR(bp, MCP_REG_MCPR_NVM_WRITE, val); in bnx2x_nvram_write_dword()
1634 REG_WR(bp, MCP_REG_MCPR_NVM_ADDR, in bnx2x_nvram_write_dword()
2360 REG_WR(bp, offset, wr_val & mask); in bnx2x_test_registers()
[all …]
A Dbnx2x.h181 #define REG_WR(bp, offset, val) writel((u32)val, REG_ADDR(bp, offset)) macro
213 #define SHMEM_WR(bp, field, val) REG_WR(bp, SHMEM_ADDR(bp, field), val)
218 #define SHMEM2_WR(bp, field, val) REG_WR(bp, SHMEM2_ADDR(bp, field), val)
225 #define MF_CFG_WR(bp, field, val) REG_WR(bp,\
234 #define EMAC_WR(bp, reg, val) REG_WR(bp, emac_base + reg, val)
A Dbnx2x_cmn.c1481 REG_WR(bp, BAR_USTRORM_INTMEM + in bnx2x_init_rx_rings()
1484 REG_WR(bp, BAR_USTRORM_INTMEM + in bnx2x_init_rx_rings()
2564 REG_WR(bp, TM_REG_EN_LINEAR0_TIMER + port*4, 1); in bnx2x_load_cnic()
2594 REG_WR(bp, TM_REG_EN_LINEAR0_TIMER + port*4, 0); in bnx2x_load_cnic()
A Dbnx2x_dcb.c68 REG_WR(bp, addr + i, *buff); in bnx2x_write_data()
A Dbnx2x_sp.c829 REG_WR(bp, (BP_PORT(bp) ? NIG_REG_LLH1_FUNC_MEM_ENABLE : in bnx2x_set_mac_in_nig()
3569 REG_WR(bp, MC_HASH_OFFSET(bp, i), mc_filter[i]); in bnx2x_mcast_setup_e1h()
/linux/drivers/media/radio/wl128x/
A Dfmdrv_tx.c26 ret = fmc_send_cmd(fmdev, MONO_SET, REG_WR, &payload, in fm_tx_set_stereo_mono()
41 ret = fmc_send_cmd(fmdev, RDS_DATA_SET, REG_WR, rds_text, in set_rds_text()
48 ret = fmc_send_cmd(fmdev, DISPLAY_MODE, REG_WR, &payload, in set_rds_text()
63 ret = fmc_send_cmd(fmdev, PI_SET, REG_WR, &payload, in set_rds_data_mode()
70 ret = fmc_send_cmd(fmdev, DI_SET, REG_WR, &payload, in set_rds_data_mode()
121 ret = fmc_send_cmd(fmdev, RDS_DATA_ENB, REG_WR, &payload, in fm_tx_set_rds_mode()
178 ret = fmc_send_cmd(fmdev, TA_SET, REG_WR, &payload, in fm_tx_set_af()
198 ret = fmc_send_cmd(fmdev, TX_BAND_SET, REG_WR, &payload, in fm_tx_set_region()
214 ret = fmc_send_cmd(fmdev, MUTE, REG_WR, &payload, in fm_tx_set_mute_mode()
339 ret = fmc_send_cmd(fmdev, PREMPH_SET, REG_WR, &payload, in fm_tx_set_preemph_filter()
[all …]
A Dfmdrv_rx.c49 ret = fmc_send_cmd(fmdev, AUDIO_ENABLE_SET, REG_WR, &payload, in fm_rx_set_freq()
56 ret = fmc_send_cmd(fmdev, HILO_SET, REG_WR, &payload, in fm_rx_set_freq()
64 ret = fmc_send_cmd(fmdev, FREQ_SET, REG_WR, &payload, in fm_rx_set_freq()
78 ret = fmc_send_cmd(fmdev, INT_MASK_SET, REG_WR, &payload, in fm_rx_set_freq()
85 ret = fmc_send_cmd(fmdev, TUNER_MODE_SET, REG_WR, &payload, in fm_rx_set_freq()
120 ret = fmc_send_cmd(fmdev, INT_MASK_SET, REG_WR, &payload, in fm_rx_set_freq()
146 ret = fmc_send_cmd(fmdev, CHANL_BW_SET, REG_WR, &payload, in fm_rx_set_channel_spacing()
201 ret = fmc_send_cmd(fmdev, FREQ_SET, REG_WR, &payload, in fm_rx_seek()
303 ret = fmc_send_cmd(fmdev, VOLUME_SET, REG_WR, &payload, in fm_rx_set_volume()
366 ret = fmc_send_cmd(fmdev, BAND_SET, REG_WR, &payload, in fm_rx_set_region()
[all …]
A Dfmdrv_common.c876 if (!fm_send_cmd(fmdev, RDS_PI_SET, REG_WR, &payload, sizeof(payload), NULL)) in fm_irq_afjump_set_pi()
895 if (!fm_send_cmd(fmdev, RDS_PI_MASK_SET, REG_WR, &payload, sizeof(payload), NULL)) in fm_irq_afjump_set_pimask()
914 if (!fm_send_cmd(fmdev, AF_FREQ_SET, REG_WR, &payload, sizeof(payload), NULL)) in fm_irq_afjump_setfreq()
929 if (!fm_send_cmd(fmdev, INT_MASK_SET, REG_WR, &payload, sizeof(payload), NULL)) in fm_irq_afjump_enableint()
943 if (!fm_send_cmd(fmdev, TUNER_MODE_SET, REG_WR, &payload, in fm_irq_start_afjump()
1024 if (!fm_send_cmd(fmdev, INT_MASK_SET, REG_WR, &payload, in fm_irq_send_intmsk_cmd()
1220 ret = fmc_send_cmd(fmdev, FM_POWER_MODE, REG_WR, &payload, in fm_power_down()
1330 if (fmc_send_cmd(fmdev, FM_POWER_MODE, REG_WR, &payload, in fm_power_up()
A Dfmdrv_common.h16 #define REG_WR 0x0 macro
/linux/drivers/net/ethernet/qlogic/qed/
A Dqed_hw.c158 REG_WR(p_hwfn, in qed_ptt_set_win()
205 REG_WR(p_hwfn, bar_addr, val); in qed_wr()
298 REG_WR(p_hwfn, in qed_fid_pretend()
315 REG_WR(p_hwfn, in qed_port_pretend()
331 REG_WR(p_hwfn, in qed_port_unpretend()
351 REG_WR(p_hwfn, in qed_port_fid_pretend()
A Dqed_vf.c92 REG_WR(p_hwfn, in qed_send_msg2pf()
96 REG_WR(p_hwfn, in qed_send_msg2pf()
105 REG_WR(p_hwfn, (uintptr_t)&zone_data->trigger, *((u32 *)&trigger)); in qed_send_msg2pf()
A Dqed_init_ops.c619 REG_WR(p_hwfn, gtt_base + i * PXP_GLOBAL_ENTRY_SIZE, in qed_gtt_init()
A Dqed.h963 #define REG_WR(cdev, offset, val) writel((u32)val, REG_ADDR(cdev, offset)) macro
A Dqed_dev.c2495 REG_WR(p_hwfn, addr, 0); in qed_final_cleanup()
2515 REG_WR(p_hwfn, addr, 0); in qed_final_cleanup()
A Dqed_sriov.c1224 REG_WR(p_hwfn, in qed_iov_send_response()
3710 REG_WR(p_hwfn, in qed_iov_execute_vf_flr_cleanup()
/linux/drivers/scsi/bnx2i/
A Dbnx2i.h130 #define REG_WR(__hba, offset, val) \ macro

Completed in 170 milliseconds