Home
last modified time | relevance | path

Searched refs:RX (Results 1 – 25 of 328) sorted by relevance

12345678910>>...14

/linux/arch/x86/crypto/
A Dcast5-avx-x86_64-asm_64.S464 vpshufd $0x4f, RX, RX;
514 vpshufb R1ST, RX, RX;
517 vpsubq RTMP, RX, RX; /* le: IV1, IV0 */
519 vpsubq RKR, RX, RX;
521 vpsubq RKR, RX, RX;
523 vpsubq RKR, RX, RX;
525 vpsubq RKR, RX, RX;
527 vpsubq RKR, RX, RX;
529 vpsubq RKR, RX, RX;
531 vpsubq RKR, RX, RX;
[all …]
A Dcast6-avx-x86_64-asm_64.S47 #define RX %xmm8 macro
126 F_head(b1, RX, RGI1, RGI2, op0); \
127 F_head(b2, RX, RGI3, RGI4, op0); \
129 F_tail(b1, RX, RGI1, RGI2, op1, op2, op3); \
132 vpxor a1, RX, a1; \
265 inpack_blocks(RA1, RB1, RC1, RD1, RTMP, RX, RKRF, RKM);
266 inpack_blocks(RA2, RB2, RC2, RD2, RTMP, RX, RKRF, RKM);
289 outunpack_blocks(RA1, RB1, RC1, RD1, RTMP, RX, RKRF, RKM);
290 outunpack_blocks(RA2, RB2, RC2, RD2, RTMP, RX, RKRF, RKM);
313 inpack_blocks(RA1, RB1, RC1, RD1, RTMP, RX, RKRF, RKM);
[all …]
/linux/arch/arc/lib/
A Dmemcpy-archs.S9 # define SHIFT_1(RX,RY,IMM) asl RX, RY, IMM ; << argument
10 # define SHIFT_2(RX,RY,IMM) lsr RX, RY, IMM ; >> argument
11 # define MERGE_1(RX,RY,IMM) asl RX, RY, IMM argument
13 # define EXTRACT_1(RX,RY,IMM) and RX, RY, 0xFFFF argument
14 # define EXTRACT_2(RX,RY,IMM) lsr RX, RY, IMM argument
16 # define SHIFT_1(RX,RY,IMM) lsr RX, RY, IMM ; >> argument
20 # define EXTRACT_1(RX,RY,IMM) lsr RX, RY, IMM argument
25 # define LOADX(DST,RX) ldd.ab DST, [RX, 8] argument
26 # define STOREX(SRC,RX) std.ab SRC, [RX, 8] argument
30 # define LOADX(DST,RX) ld.ab DST, [RX, 4] argument
[all …]
A Dmemcpy-archs-unaligned.S12 # define LOADX(DST,RX) ldd.ab DST, [RX, 8] argument
13 # define STOREX(SRC,RX) std.ab SRC, [RX, 8] argument
17 # define LOADX(DST,RX) ld.ab DST, [RX, 4] argument
18 # define STOREX(SRC,RX) st.ab SRC, [RX, 4] argument
/linux/Documentation/devicetree/bindings/net/
A Dmicrel-ksz90x1.txt49 - rxdv-skew-ps : Skew control of RX CTL pad
52 - rxd0-skew-ps : Skew control of RX data 0 pad
53 - rxd1-skew-ps : Skew control of RX data 1 pad
54 - rxd2-skew-ps : Skew control of RX data 2 pad
55 - rxd3-skew-ps : Skew control of RX data 3 pad
137 - rxc-skew-ps : Skew control of RX clock pad
142 - rxdv-skew-ps : Skew control of RX CTL pad
144 - rxd0-skew-ps : Skew control of RX data 0 pad
145 - rxd1-skew-ps : Skew control of RX data 1 pad
146 - rxd2-skew-ps : Skew control of RX data 2 pad
[all …]
A Dethernet-controller.yaml73 # RX and TX delays are added by the MAC when required
76 # RGMII with internal RX and TX delays provided by the PHY,
77 # the MAC should not add the RX or TX delays in this case
80 # RGMII with internal RX delay provided by the PHY, the MAC
81 # should not add an RX delay in this case
130 This is used for controllers that have configurable RX internal delays.
131 If this property is present then the MAC applies the RX delay.
A Dxilinx_axienet.txt7 segments of memory for buffering TX and RX, as well as the capability of
8 offloading TX/RX checksum calculation off the processor.
24 - interrupts : Should be a list of 2 or 3 interrupts: TX DMA, RX DMA,
26 specified, the TX/RX DMA interrupts should be on that node
40 - xlnx,rxcsum : Same values as xlnx,txcsum but for RX checksum offload
65 device (DMA registers and DMA TX/RX interrupts) rather
/linux/drivers/spi/
A Dspi-loopback-test.c86 .rx_buf = RX(0),
124 .rx_buf = RX(0),
191 .rx_buf = RX(0),
208 .rx_buf = RX(0),
225 .rx_buf = RX(0),
239 .rx_buf = RX(0),
267 .rx_buf = RX(0),
282 .rx_buf = RX(0),
300 .rx_buf = RX(0),
308 .rx_buf = RX(0),
[all …]
/linux/Documentation/networking/device_drivers/ethernet/toshiba/
A Dspider_net.rst18 The Structure of the RX Ring.
20 The receive (RX) ring is a circular linked list of RX descriptors,
36 spidernet device driver) allocates a set of RX descriptors and RX
47 flowing RX traffic, every descr behind it should be marked "full",
57 all of those behind it should be "not-in-use". When RX traffic is not
68 is flowing RX traffic, everything in front of the head pointer should
70 RX traffic is flowing, then the head pointer can catch up to the tail
113 The RX RAM full bug/feature
116 As long as the OS can empty out the RX buffers at a rate faster than
124 will be set in GHIINT1STS). When the RX ram full condition occurs,
[all …]
/linux/drivers/net/ethernet/mellanox/mlx4/
A Den_cq.c104 if (cq->type == RX) { in mlx4_en_activate_cq()
131 if (cq->type == RX) in mlx4_en_activate_cq()
134 if ((cq->type != RX && priv->hwtstamp_config.tx_type) || in mlx4_en_activate_cq()
135 (cq->type == RX && priv->hwtstamp_config.rx_filter)) in mlx4_en_activate_cq()
154 case RX: in mlx4_en_activate_cq()
181 cq->type == RX) in mlx4_en_destroy_cq()
/linux/Documentation/networking/device_drivers/ethernet/google/
A Dgve.rst33 - Bar2 - IRQ, RX and TX doorbells
138 - Every TX and RX queue is assigned a notification block.
140 - TX and RX buffers queues, which send descriptors to the device, use MMIO
143 - RX and TX completion queues, which receive descriptors from the device, use a
150 - It's the driver's responsibility to ensure that the RX and TX completion
154 - TX packets have a 16 bit completion_tag and RX buffers have a 16 bit
155 buffer_id. These will be returned on the TX completion and RX queues
165 The driver posts fixed sized buffers to HW on the RX buffer queue. The packet
166 received on the associated RX queue may span multiple descriptors.
/linux/Documentation/devicetree/bindings/dma/
A Dintel,ldma.yaml67 DMA byte enable is only valid for DMA write(RX).
79 Enable RX dynamic burst write. When it is enabled, the DMA does RX dynamic burst;
80 if it is disabled, the DMA RX will still support programmable fixed burst size of 2,4,8,16.
81 It only applies to RX DMA and memcopy DMA.
/linux/Documentation/networking/
A Dmac80211-auth-assoc-deauth.txt32 driver->mac80211: RX probe response
36 driver->mac80211: RX auth frame
40 driver->mac80211: RX auth frame
44 mac80211->userspace: RX auth frame
60 driver->mac80211: RX assoc response
A Daf_xdp.rst24 syscall. Associated with each XSK are two rings: the RX ring and the
25 TX ring. A socket can receive packets on the RX ring and it can send
28 to have at least one of these rings for each socket. An RX or TX
44 to fill in with RX packet data. References to these frames will then
45 appear in the RX ring once each packet has been received. The
48 space, for either TX or RX. Thus, the frame addrs appearing in the
50 TX ring. In summary, the RX and FILL rings are used for the RX path
182 RX Ring
190 descriptors will (or can) appear on the RX ring.
373 RX path, or by calling sendto().
[all …]
/linux/sound/soc/fsl/
A Dimx-audio-rpmsg.c48 spin_lock_irqsave(&info->lock[RX], flags); in imx_audio_rpmsg_cb()
53 spin_unlock_irqrestore(&info->lock[RX], flags); in imx_audio_rpmsg_cb()
54 info->callback[RX](info->callback_param[RX]); in imx_audio_rpmsg_cb()
A Dfsl_ssi.c55 #define RX 0 macro
402 int dir = tx ? TX : RX; in fsl_ssi_config_enable()
422 srcr = vals[RX].srcr | vals[TX].srcr; in fsl_ssi_config_enable()
423 stcr = vals[RX].stcr | vals[TX].stcr; in fsl_ssi_config_enable()
506 int adir = tx ? RX : TX; in fsl_ssi_config_disable()
507 int dir = tx ? TX : RX; in fsl_ssi_config_disable()
586 vals[RX].srcr = SSI_SRCR_RFEN0; in fsl_ssi_setup_regvals()
594 vals[RX].scr = vals[TX].scr = 0; in fsl_ssi_setup_regvals()
597 vals[RX].srcr |= SSI_SRCR_RFEN1; in fsl_ssi_setup_regvals()
602 vals[RX].sier |= SSI_SIER_RDMAE; in fsl_ssi_setup_regvals()
[all …]
/linux/Documentation/devicetree/bindings/sound/
A Dnvidia,tegra30-ahub.txt59 For RX CIFs, the numbers indicate the register number within AHUB routing
60 register space (APBIF 0..3 RX, I2S 0..5 RX, DAM 0..2 RX 0..1, SPDIF RX 0..1).
A Dallwinner,sun4i-a10-i2s.yaml89 - description: RX DMA Channel
93 data. In such a case, the RX DMA channel is to be omitted.
103 data. In such a case, the RX name is to be omitted.
109 - description: RX DMA Channel
A Drockchip,i2s-tdm.yaml48 - description: clock for RX
92 description: Use TX BCLK/LRCK for both TX and RX.
96 description: Use RX BCLK/LRCK for both TX and RX.
104 Defines the mapping of I2S RX sdis to I2S data bus lines.
/linux/arch/arm64/boot/dts/amlogic/
A Dmeson-gxbb-nanopi-k2.dts237 gpio-line-names = "UART TX", "UART RX", "Power Control", "Power Key In",
248 "Eth MDIO", "Eth MDC", "Eth RGMII RX Clk",
249 "Eth RX DV", "Eth RX D0", "Eth RX D1", "Eth RX D2",
250 "Eth RX D3", "Eth RGMII TX Clk", "Eth TX En",
286 "Bluetooth UART TX", "Bluetooth UART RX",
A Dmeson-gxbb-odroidc2.dts295 gpio-line-names = "UART TX", "UART RX", "VCCK En", "TF 3V3/1V8 En",
306 "Eth MDIO", "Eth MDC", "Eth RGMII RX Clk",
307 "Eth RX DV", "Eth RX D0", "Eth RX D1", "Eth RX D2",
308 "Eth RX D3", "Eth RGMII TX Clk", "Eth TX En",
/linux/sound/soc/tegra/
A Dtegra210_ahub.c122 DAI(SFC1 RX),
124 DAI(SFC2 RX),
126 DAI(SFC3 RX),
128 DAI(SFC4 RX),
131 DAI(MVC1 RX),
133 DAI(MVC2 RX),
212 DAI(SFC1 RX),
214 DAI(SFC2 RX),
216 DAI(SFC3 RX),
218 DAI(SFC4 RX),
[all …]
/linux/Documentation/networking/device_drivers/ethernet/stmicro/
A Dstmmac.rst78 - Programmable TX and RX Watchdog and Coalesce Settings
84 - Frame Preemption for TX and RX
88 RX: WRR, SP)
89 - Flexible RX Parser
166 This parameter changes the default RX DMA packet buffer size.
414 20) Limit the maximum TX and RX FIFO size::
419 21) Use the specified number of TX and RX Queues::
424 22) Use the specified TX and RX scheduling algorithm::
429 23) Internal TX and RX Queue parameters::
534 1) Programmable Burst Length (TX and RX)::
[all …]
/linux/Documentation/networking/device_drivers/ethernet/aquantia/
A Datlantic.rst193 ITR mode, TX/RX coalescing timings could be viewed with::
256 RX flow rules (ntuple filters)
269 To enable or disable the RX flow rules::
353 appropriate queue. RX filters is supported on all kernels 2.6.30 and later.
360 RX Flow L3/L4 rule may be used.
420 0xFFFF Auto throttling mode. Driver will choose the best RX and TX
434 aq_itr_rx - RX interrupt throttle rate
441 RX side throttling in microseconds. Adapter will setup maximum interrupt delay
459 RX page order override. Thats a power of 2 number of RX pages allocated for
470 RX refill threshold. RX path will not refill freed descriptors until the
/linux/arch/arm/boot/dts/
A Domap2430.dtsi184 <60>, /* RX interrupt */
185 <61>; /* RX overflow interrupt */
201 <63>; /* RX interrupt */
217 <90>; /* RX interrupt */
233 <55>; /* RX interrupt */
249 <82>; /* RX interrupt */

Completed in 46 milliseconds

12345678910>>...14