Home
last modified time | relevance | path

Searched refs:SIMD (Results 1 – 13 of 13) sorted by relevance

/linux/lib/crypto/
A DKconfig23 fallback, e.g., for SIMD implementations. If no arch specific
49 fallback, e.g., for SIMD implementations. If no arch specific
74 fallback, e.g., for SIMD implementations. If no arch specific
109 fallback, e.g., for SIMD implementations. If no arch specific
/linux/drivers/gpu/drm/amd/amdkfd/
A Dkfd_dbgmgr.h84 uint32_t SIMD:2; /* SIMD id */ member
A Dkfd_dbgdev.c507 reg_sq_cmd.bits.simd_id = pMsg->ui32.SIMD; in dbgdev_wave_control_set_registers()
/linux/arch/arm/crypto/
A DKconfig156 tristate "Accelerated scalar and SIMD Poly1305 hash implementations"
/linux/Documentation/arm64/
A Dsve.rst483 * All SVE register bits that are not shared with FP/SIMD are caller-save.
491 Appendix B. ARMv8-A FP/SIMD programmer's model
499 ARMv8-A defines the following floating-point / SIMD register state:
A Dbooting.rst293 For CPUs with Advanced SIMD and floating point support:
/linux/tools/arch/x86/kcpuid/
A Dcpuid.csv20 1, 0, ECX, 0, sse3, Streaming SIMD Extensions 3(SSE3)
29 1, 0, ECX, 9, ssse3, Supplemental Streaming SIMD Extensions 3 (SSSE3)
/linux/crypto/
A DKconfig339 bool "Support SIMD acceleration for AEGIS-128"
775 in IETF protocols. This is the x86_64 assembler implementation using SIMD
917 using powerpc SPE SIMD instruction set.
939 implemented using powerpc SPE SIMD instruction set.
/linux/Documentation/admin-guide/hw-vuln/
A Dcore-scheduling.rst223 that uses SIMD instructions etc.
/linux/arch/mips/
A DKconfig2457 bool "Support for the MIPS SIMD Architecture"
2462 MIPS SIMD Architecture (MSA) introduces 128 bit wide vector registers
2463 and a set of SIMD instructions to operate on them. When this option
/linux/arch/arm/
A DKconfig1968 bool "Advanced SIMD (NEON) Extension support"
1971 Say Y to include support code for NEON, the ARMv7 Advanced SIMD
/linux/arch/arm64/
A DKconfig1822 execution state which complements and extends the SIMD functionality
/linux/Documentation/virt/kvm/
A Dapi.rst2455 arm64 core/FP-SIMD registers have the following id bit patterns. Note
2610 if the guest FPU mode is changed. MIPS SIMD Architecture (MSA) vector
6291 This capability allows the use of the MIPS SIMD Architecture (MSA) by the guest.

Completed in 52 milliseconds